RivieraWaves Bluetooth 5.1 low energy Baseband Controller, software and profiles
Certus Semiconductor releases ESD library in GlobalFoundries 12nm Finfet process
January 13, 2023 -- Certus is pleased to announce the release of our ESD library in GlobalFoundries 12nm Finfet process. It offers a wide range of generic voltage solutions: 0.8V, 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V for power domains and I/Os. The library provides ESD solutions from 500V to >8kV HBM; 3A to 12A CDM options targeting 250V to 750V CDM qualifications. Features also include low capacitance RF and SerDes ESD protection: generic <120fF / <70fF solutions for 2kV HBM / 1kV HBM, with optimized <40fF solutions for 1kV HBM. The RF ESD solutions include high linearity for large signal swings and ultra-low leakage.
This ESD library offers complete strategies for a wide range of Flip-Chip, Chiplet, and 2.5D/3D architectures. With its small power clamp footprints of 38x43um for 0.8V and 44x41um for <1.8V, it reduces the cost per wafer. There is the capability to support >5V ESD protection as well. The library is silicon proven and is also tested for radiation-hardened environments, targeting aerospace as well as automotive and industrial applications.
Feel free to reach out to a Certus representative for more information!
|
Certus Semiconductor Hot IP
TSMC based IO & ESD solutions supporting GPIO, I2C,RGMII, SD, LVDS, HDMI & analo ...
A 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C o ...
A 28nm 1.8V-3.3V Fail-Safe General-Purpose IO & OSC
A 16nm/12nm Flip-Chip IO library with dynamically switchable 1.8V/3.3V GPIO, 5V ...
Related News
- Arasan announces the immediate availability of its MIPI D-PHY IP as Tx Only or Rx Only for the GlobalFoundries 12nm FinFET process node
- Arasan announces the immediate availability of its ultra-low power MIPI D-PHY IP for the GlobalFoundries 12nm FinFET process node
- Brite Semiconductor Releases ONFI 4.2 IO and Physical Layer IP based on SMIC 14nm FinFET Process
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Samsung and GLOBALFOUNDRIES Forge Strategic Collaboration to Deliver Multi-Sourced Offering of 14nm FinFET Semiconductor Technology
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |