DVB-RCS2 Turbo Decoder and Encoder IP Core Available For Integration From Global IP Core
February 6, 2023 - Global IP Core Sales - The new DVB-RCS2 Turbo Encoder and Decoder IP Core is on the transmitter side, the turbo-phi encoder architecture is based on a parallel concatenation of two double-binary Recursive Systematic Convolutional (RSC) encoders, fed by blocks of K bits (N=K/2). It is a 16-state double-binary turbo encoder. On the receiver side, the turbo decoder engine is built using two functioning soft-in/soft-out modules (SISO). The outputs of one SISO, after applying the scaling and interleaving are used by its dual SISO in the next half iteration. Both the turbo encoder and decoder are fully compliant with the DVB-RCS2, supporting all its code rates and block sizes.
Additional features include:
- 16-state double binary turbo Decoder/ Encoder
- Puncturing/De-puncturing on the fly
- Run time selectable number of iterations
- Parallel decoding algorithm
- Hard decision output
- Tail-bitten termination
- Fully compliant with DVB-RCS2 code rates
- Supports MAX-log-MAP Algorithm
- Sliding window algorithm for internal memory reduction
- Uses parallel internal interleaver/de-interleaver
Benefits:
In order to achieve higher throughput, the turbo decoder uses parallel MAP decoders. The sliding window algorithm is used to reduce the internal memory sizes. Turbo decoder accepts input LLR’s and outputs the hard decision bits after completing the decoder iterations.
Please contact us for more information at info@global-ipc.com or check out our product portfolio at www.global-ipc.com
About Global IP Core Sales:
Global IP Core Sales® was founded in 2021 and provides state-of-the-art IP Cores for the Semiconductor market. The majority of our products are silicon proven and can be seamlessly implemented into FPGA and ASIC technologies. Global IP Core Sales® will assist you with your IP Core and integration needs. Our mission is to grow your bottom line.
|
Global IP Core Sales Hot IP
Related News
- CCSDS AR4JA LDPC Encoder and Decoder FEC IP Core Available For Licensing and Implementation from Global IP Core
- IEEE802.11n/ac/ax Wi-Fi LDPC Encoder and Decoder FEC IP Core Available For Licensing and Implementation from Global IP Core
- Creonic Announces DVB-RCS2 Turbo Decoder IP Core
- DVB-T2 Demodulator + Decoder LDPC/ BCH IP Core Available For Immediate Implementation From Global IP Core
- Global IP Core Announces the Availability of The WiMAX IEEE802.16e Modem and FEC IP Core For Licensing and Integration
Breaking News
- Alphawave Semi Opens Pune Office, Continues Expansion into India
- SynSense closes USD$10m Pre-B+round to bring their ultra-low-power vision processing SOC "Speck™" to mass production
- Global Fab Equipment Spending on Track for 2024 Recovery After 2023 Slowdown, SEMI Reports
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
Most Popular
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- SoftBank and EdgeCortix Partner to Jointly Realize Low-latency and Highly Energy-efficient 5G Wireless Accelerators
- Andes Custom Extension™ (ACE) Supports AndesCore™ 45-Series Processors to Provide Flexible Acceleration
- CEO Interview: Ian Lankshear, EnSilica
- Renesas to Acquire Panthronics to Extend Connectivity Portfolio with Near-Field Communication Technology
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |