High performance dual-issue, out-of-order, 7-stage pipeline superscalar core
Blueshift Memory to use Codasip custom compute to develop new memory-efficient processor technology
Implementing novel computer architecture in customized RISC-V core will help break through the ‘memory wall’ in data-intensive applications
Cambridge, UK — March 9, 2023 — Blueshift Memory, designer of a novel proprietary high-speed memory architecture, has announced that it is using Codasip Studio tools to integrate RISC-V processor IP into an FPGA-based design for memory architecture, modifying the Codasip core to maximize memory bandwidth.
“This is a very exciting development for us, as it will be the first time our ground-breaking Cambridge Architecture is being incorporated into a processor,” said Peter Marosan, founder and CTO of Blueshift Memory. “Codasip’s architecture licence and its unique tools give us the ability to easily customize the design to include our functionality, while still maintaining software compatibility and all the benefits of the RISC-V ecosystem. This enables us to demonstrate our potential to break through the ‘memory wall’ that is holding back performance.”
Blueshift Memory IP can be integrated into either memory chips or processors, or can be used in a stand-alone memory controller. As well as optimizing data handling in memory-intensive applications like Big Data and High Performance Computing, the technology is also capable of boosting performance in cloud data centres and in edge computing for 5G/6G.
“The faster data transfer and energy-efficient processing that are enabled by the novel Cambridge Architecture herald a real breakthrough in the way data will be handled in the future. The Codasip custom compute architecture license and Codasip Studio provide a rapid and easy-to-use route to customize a RISC-V processor, which will be a key part of that journey,” added Marosan.
In 2022 Blueshift Memory was awarded a prestigious Smart grant by Innovate UK. The 13-month project is focused on developing a module based on the Cambridge Architecture that dramatically increases memory bandwidth, and the final design will include a customized Codasip RISC-V core. As well as helping to create a memory accelerator product, the project will also enable the company to demonstrate the potential benefits of the Cambridge Architecture IP for larger system-on-chip designs incorporating RISC-V.
About Blueshift Memory
Blueshift Memory’s proprietary chip design optimizes the memory architecture for more efficient handling of large data sets and time-critical data, enabling up to 1,000 times faster memory access for specific data-focused applications. These include high performance computing, artificial intelligence (AI), machine vision for augmented and virtual reality (AR/VR), 5G edge connectivity and the Internet of Things (IoT). The focus of Blueshift Memory’s technology is the Cambridge Architecture™, the next-generation technology for stored-program machines, designed to replace the currently-used modified Harvard architecture and to overcome the traditional constraints of the von Neumann bottleneck. For more information see www.blueshiftmemory.com.
Search Silicon IP
- embedded world 2023: Codasip presents on custom compute and RISC-V design
- Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
- Codasip Releases a Major Upgrade of Its Studio Processor Design Toolset with a Tutorial RISC-V core
- Codasip to Offer Secure Boot Solutions with Veridify Tools
- Codasip announces three new RISC-V Application Processor Cores providing Multi-core and SIMD capability
- Interview: Aart de Geus on AI-driven EDA
- CXL Testing Leverages PCIe Expertise
- Blue Ocean Smart System Unveils Chiplet-Based Products Powered by VeriSilicon's High-Performance Processors
- POLYN Introduces VibroSense, Industry-First Application-Specific Vibration Pre-Processing Chip Design
- Renesas Expands RISC-V Embedded Processing Portfolio with New Voice-Control ASSP Solution
- Veriest Solutions Promotes Dusica Glisic to Vice President of Frontend Engineering
- Synopsys.ai Unveiled as Industry's First Full-Stack, AI-Driven EDA Suite for Chipmakers
- Report: Arm proposes change to IP royalty model
- eMemory and UMC Expand Low-Power Memory Solutions for AIoT and Mobile Markets with 22nm RRAM Qualification
- Mobiveil's PSRAM Controller IP Lets SoC Designers Leverage AP Memory's Xccela x8/x16 250 MHz PSRAM Memory
|E-mail This Article||Printer-Friendly Page|