English
Interview: Aart de Geus on AI-driven EDA
By Nitin Dahad, EETimes (March 29, 2023)
At the Synopsys Users Group conference, SNUG 2023, in Santa Clara this week, the company’s chairman and CEO, Aart de Geus, used the keynote speech to talk about the need for AI-driven EDA tools, as Synopsys launched Synopsys.ai, a suite of AI-driven solutions for the design, verification, testing and manufacturing of the most advanced digital and analog chips.
The company said that for the first time, engineers can now use AI at every stage of chip design, from system architecture to design and manufacturing, and access the solutions in the cloud. Renesas, a leader in the automotive space, is already using Synopsys.ai to shave weeks off product development times with enhanced silicon performance and cost reduction.
EE Times has an exclusive video interview with Aart de Geus to talk about the AI-driven EDA, generative AI, talent, and the future of EDA.
Watch the video below:
Related News
- EDA Chief Calls AI the New Driver
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- EE Times - DAC special: Video interview with Synopsys CEO Aart De Geus
- Synopsys Accelerates First-Pass Silicon Success for Banias Labs' Networking SoC
- Synopsys.ai Unveiled as Industry's First Full-Stack, AI-Driven EDA Suite for Chipmakers
Breaking News
- VeriSilicon Obtained Bluetooth 5.3 Certification for Its Complete Bluetooth Low Energy Solution
- UMC Reports Sales for May 2023
- Actions Technology Partners with PUFsecurity to Secure Wireless Bluetooth and IoT Applications
- Marquee Semiconductor Acquires Semikunn Technology Services, Expanding Design Services Portfolio
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
Most Popular
- Are Chiplets Enough to Save Moore's Law?
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
|
E-mail This Article | 
|
|
Printer-Friendly Page |