MIPI C-PHY v2.0 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (N5, N3E, N3P)
GUC Taped Out 3nm 8.6Gbps HBM3 and 5Tbps/mm GLink-2.5D IP using TSMC Advanced Packaging Technology
Hsinchu, Taiwan — April 6, 2023 — Global Unichip Corp. (GUC), the Advanced ASIC Leader, announced today that it has successfully taped out a test chip with an 8.6Gbps HBM3 Controller and PHY and GLink 2.3LL for AI/HPC/xPU/Networking applications. GLink 2.3LL die-to-die interface provides best-in-class Power, Performance, and Area (PPA) with 5ns end-to-end latency, 5Tbps/mm beach-front (2.5T full-duplex) and 0.27pJ/bit power efficiency. The test chip’s taped out at the TSMC 3nm process and adopts the TSMC CoWoS® advanced packaging technology.
GUC’s HBM3 Controller and PHY IPs are available at TSMC’s 7nm and 5nm process nodes supporting both CoWoS-S and CoWoS-R technologies. The IPs were validated with both SK hynix and Samsung HBM3 memories GUC’s HBM3 Controller demonstrated higher than 90% bandwidth utilization at random access.
GLink 2.3LL supports TSMC’s InFO_oS and CoWoS-S/R technologies. It had already been silicon validated at TSMC’s 5nm process node. GUC provides full AXI, CXS, and CHI bus bridges with configurable parameters using the GLink 2.3LL physical interface. The GLink 2.3LL I/Os’ high cross-talk tolerance allows CoWoS/InFO unshielded routing, effectively doubling the number of signal traces of the interposer or RDL.
Both HBM and GLink have integrated proteanTecs’ interconnect monitoring solution to provide high visibility for testing and characterizing the PHY, and to enhance the end-product with in-field performance and reliability observability. With this tape out at 3nm, the GLink/HBM IP portfolio is now available in TSMC’s 7nm, 5nm and 3nm technologies, which have been adopted by AI/HPC/Networking clients in their products.
“We are proud to be the world’s first company to tape out an 8.6Gbps HBM3 controller and PHY IP as well as the most efficient die-to-die interface GLink 2.3LL at 3nm technology,” said Dr. Sean Tai, president of GUC. “We have now established a complete 2.5D/3D chiplet IP portfolio for advanced technology up to 3nm. Together with design expertise, package design, electrical and thermal simulations, DFT and production testing on TSMC 3DFabric™, a comprehensive family of 3D silicon stacking and advanced packaging technologies including TSMC-SoIC®, CoWoS, and InFO, we provide cutting edge solutions to our customers and assist them to achieve even greater success in their products and businesses.”
“We keep delivering best-in-class die-to-die interfaces enabling a chiplet revolution. Our IPs span through all TSMC’s advanced process and 3DFabric technologies. Convergence of 2.5D and 3D packaging using HBM3, GLink-2.5D/UCIe and GLink-3D interfaces enables highly modular, chiplet-based, much bigger than reticle size processors of the future,” said Igor Elkanovich, CTO of GUC.
GUC HBM and GLink-2.5D IP Highlights
To learn more about GUC’s HBM3/2E, GLink-2.5D/3D IP portfolio, and InFO/CoWoS/3DIC total solution, please contact your GUC sales representative directly or email guc_sales@guc-asic.com
About GUC
GLOBAL UNICHIP CORP. (GUC) is the Advanced ASIC Leader who provides the semiconductor industry with leading IC implementation and SoC manufacturing services, using advanced process and packaging technology. Based in Hsin-Chu, Taiwan, GUC has developed a global reputation with a presence in China, Europe, Japan, Korea, and North America. GUC is publicly traded on the Taiwan Stock Exchange under the symbol 3443.
|
Related News
- GUC Taped Out UCIe 32G IP using TSMC's 3nm and CoWoS Technology
- GUC Tapes Out AI/HPC/Networking Platform on TSMC CoWoS Technology Validating 7.2 Gbps HBM3 Controller and PHY, GLink-2.5D and 112G-LR SerDes IPs
- Cadence Collaborates with GUC on AI, HPC and Networking in Advanced Packaging Technologies
- GUC Announces GLink-3D Die-on-Die Interface IP using TSMC N5 and N6 Process for 3DFabric Advanced Packaging Technology
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
Breaking News
- Ceva Neural Processing Unit IP for Edge AI Selected by Nextchip for Next-Generation ADAS Solutions
- Cadence Advances AI in the Cloud with Industry-First DDR5 12.8Gbps MRDIMM Gen2 Memory IP System Solution
- Thalia joins GlobalFoundries' GlobalSolutions Ecosystem to advance IP reuse and design migration
- MosChip® to showcase Silicon Engineering Services at TSMC 2025 North America Technology Symposium
- Alphawave Semi Audited Results for the Year Ended 31 December 2024
Most Popular
- New Breakthroughs in China's RISC-V Chip Industry
- Cadence to Acquire Arm Artisan Foundation IP Business
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- Shifting Sands in Silicon by Global Supply Chains
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |