Universal Chiplet Interconnect Express (UCIe 1.0) Controller
Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
Kaiserslautern -- April 27, 2023 – Creonic GmbH, the leading provider of IP cores for satellite communications, today revealed its latest solution for free-space optical (FSO) communications with immediate availability. The Space Development Agency (SDA) introduced the Optical Communications Terminal (OCT) Standard V3.0 with the intention to enable interoperability between optical communication terminals where at least one endpoint is space-based. It targets space-to-space (S2S), space-to-air (S2A), space-to-maritime (S2M), and space-to-ground (S2G) applications.
The Creonic SDA OCT V3.0 Encoder is designed to generate Over-The-Air (OTA) frames in accordance with the OCT standard. These frames consist of a preamble, followed by a header and payload data, both of which are protected with a cyclic redundancy check (CRC) and forward error correction (FEC). A convolutional code protects the header while an LDPC code handles the payload data. The Creonic SDA OCT V3.0 Decoder performs the synchronization of the OTA frame and eventually processes the header with a Viterbi decoder and the payload data with an LDPC decoder.
Related |
SDA OCT V3.0 Encoder and Decoder |
Both IP cores handle the required coded throughput of 2.5 Gbit/s and support code rates of 0.5, 0.67, 0.76, and 0.85 as well as the transmission of uncoded data. They are equipped with easy-to-use AXI4-Stream data and configuration interfaces for seamless integration. For LDPC coding, the encoder and decoder leverage the SD-FEC hard IP cores available on select AMD Xilinx Zynq UltraScale+ RFSoC devices. Additionally, FPGAs with a more favorable price-point can be supported by using Creonic’s soft LDPC encoder / decoder IP core solutions. Support for Intel FPGAs is available on request.
About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and freespace optical communications.
All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation.
The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, and WiFi.
The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to qualityand performance. For more information, please visit our website at www.creonic.com .
|
Creonic Hot IP
Related News
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
- MIPI RFFE v3.0 Delivers Tighter Timing Precision and Reduced Latencies Needed for Successful 5G Rollouts
- Keysight Introduces Chiplet PHY Designer for Simulating D2D to D2D PHY IP Supporting the UCIe™ Standard
- Creonic GmbH Introduces Advanced 5G LDPC Encoder IP core for Enhanced Mobile Broadband Connectivity
- Creonic Introduces NCR Processor IP Core for DVB-S2X/DVB-RCS2 Satellite Communication
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |