USB2.0 OTG PHY supporting UTMI+ level 3 interface - 28HK/55LL
Creonic Introduces FEC IP Core Solution for SDA Free-Space Optical OCT V3.0 Standard
Kaiserslautern -- April 27, 2023 – Creonic GmbH, the leading provider of IP cores for satellite communications, today revealed its latest solution for free-space optical (FSO) communications with immediate availability. The Space Development Agency (SDA) introduced the Optical Communications Terminal (OCT) Standard V3.0 with the intention to enable interoperability between optical communication terminals where at least one endpoint is space-based. It targets space-to-space (S2S), space-to-air (S2A), space-to-maritime (S2M), and space-to-ground (S2G) applications.
The Creonic SDA OCT V3.0 Encoder is designed to generate Over-The-Air (OTA) frames in accordance with the OCT standard. These frames consist of a preamble, followed by a header and payload data, both of which are protected with a cyclic redundancy check (CRC) and forward error correction (FEC). A convolutional code protects the header while an LDPC code handles the payload data. The Creonic SDA OCT V3.0 Decoder performs the synchronization of the OTA frame and eventually processes the header with a Viterbi decoder and the payload data with an LDPC decoder.
Related |
SDA OCT V3.0 Encoder and Decoder ![]() |
Both IP cores handle the required coded throughput of 2.5 Gbit/s and support code rates of 0.5, 0.67, 0.76, and 0.85 as well as the transmission of uncoded data. They are equipped with easy-to-use AXI4-Stream data and configuration interfaces for seamless integration. For LDPC coding, the encoder and decoder leverage the SD-FEC hard IP cores available on select AMD Xilinx Zynq UltraScale+ RFSoC devices. Additionally, FPGAs with a more favorable price-point can be supported by using Creonic’s soft LDPC encoder / decoder IP core solutions. Support for Intel FPGAs is available on request.
About Creonic GmbH
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and freespace optical communications.
All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation.
The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, and WiFi.
The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to qualityand performance. For more information, please visit our website at www.creonic.com .
|
Creonic Hot IP
Related News
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
- MIPI RFFE v3.0 Delivers Tighter Timing Precision and Reduced Latencies Needed for Successful 5G Rollouts
- Creonic Introduces Doppler Channel IP Core
- Creonic GmbH Introduces Fast Fourier Transform IP Core
- Keysight Introduces Chiplet PHY Designer for Simulating D2D to D2D PHY IP Supporting the UCIe™ Standard
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |