Bluetooth 5.4 LE Controller with Link Layer, optional 802.15.4 MAC, early access to Channel Sounding
Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
Intel helps customers accelerate workloads with seamless integration and the highest bandwidth processor interfaces.
May 23, 2023 -- Intel’s Programmable Solutions Group today announced that the Intel Agilex® 7 with the R-Tile chiplet is shipping production-qualified devices in volume – bringing customers the first FPGA with PCIe 5.0 and CXL capabilities and the only FPGA with hard intellectual property (IP) supporting these interfaces.
“Customers are demanding cutting-edge technology that offers the scalability and customization needed to not only efficiently manage current workloads, but also pivot capabilities and functions as their needs evolve. Our Agilex products offer the programmable innovation with the speed, power and capabilities our customers need while providing flexibility and resilience for the future. For example, customers are leveraging R-Tile, with PCIe Gen 5 and CXL, to accelerate software and data analytics, cutting the processing time from hours to minutes.” –Shannon Poulin, Intel corporate vice president and general manager of the Programmable Solutions Group
Why It Matters: Faced with time, budget and power constraints, organizations across industries including data center, telecommunications and financial services, turn to FPGAs as flexible, programmable and efficient solutions. Using Agilex 7 with R-Tile, customers can seamlessly connect their FPGAs with processors, such as 4th Gen Intel® Xeon® Scalable processors, with the highest bandwidth processor interfaces to accelerate targeted data center and high performance computing (HPC) workloads. Agilex 7’s configurable and scalable architecture enables customers to quickly deploy customized technology – at scale with hardware speeds based on their specific needs – to reduce overall design costs and development processes and to expedite execution to achieve optimal data center performance.
How It Works: Agilex 7 FPGAs with the R-Tile chiplet deliver leading technology capabilities with 2-times faster PCIe 5.0 bandwidth as well as 4-times higher CXL bandwidth per port when compared to other competitive FPGA products. According to a white paper from Meta and the University of Michigan, adding FPGAs with CXL memory to 4th Gen Xeon-based servers while using transparent page placement’s (TPP) efficient page placement improves Linux performance by up to 18%. Additionally, UnifabriX demonstrated its CXL-enabled Smart Memory Node on multiple performance benchmarks, with one showing a 28% increase in the HPCG (high-performance conjugate gradient) benchmark score while utilizing 2-times more 4th Gen Xeon cores for HPC workloads.
More Context: To learn more about the product or how to purchase, check out the blog for additional details.
|
Related News
- M31 Launches PCI-SIG Certified PCIe 5.0 PHY IP, Partnering with SSD Storage Chipmaker InnoGrit to Advance the Next-Generation PCIe 5.0
- Achronix Pushes the Boundaries of Networking with 400 GbE and PCIe Gen 5.0 for SmartNICs
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- Intel Agilex I-Series FPGA: REFLEX CES launches a brand new board with 400 Gigabit Ethernet capability
- PCIe 5.0 & PCIe 4.0 PHYs and Controller IP Cores are available for immediate licensing to maximize your Interface speed for complex SoCs
Breaking News
- GlobalFoundries and NXP to Deliver Next-Generation 22FDX Solutions for Automotive, IoT and Smart Mobile
- Celestial AI Acquires Rockley Photonics Patent Portfolio, Strengthening Photonic Fabric IP
- Silicon IP Provider, Chips&Media Unveils New Multi Video Codec IP, WAVE6 Gen2+
- M31 Once Again Ranked Among Forbes' "Asia 200 Best Under a Billion" List
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
Most Popular
- YorChip announces Low Latency 200G Chiplet for edge AI
- Alphawave Semi Q3 2024 Trading and Business Update
- RISC-V Announces Ratification of the RVA23 Profile Standard
- Arteris and SiFive Deliver Pre-verified Solution for the Datacenter Market
- MosChip Technologies joins Renesas RZ Partner Ecosystem as AI/ML Design Partner
E-mail This Article | Printer-Friendly Page |