English
Jim Keller on AI, RISC-V, Tenstorrent's Move to Edge IP
VIDEO INTERVIEW
By Sally Ward-Foxton, EETimes (June 9, 2023)
Legendary CPU designer Jim Keller took over as CEO of AI chip company Tenstorrent at the beginning of 2023, after serving as the company’s CTO for two years. His history includes stints at Apple, Tesla and AMD. In recent years, Keller has become an outspoken supporter of RISC-V, and the burgeoning open-source ISA was a key topic for discussion during EE Times’ exclusive video interview.
“My belief is in the next 5 to 10 years, RISC-V will take over all the data centers,” Keller told EE Times, adding that this is especially true for scientific computing and HPC. He said supercomputing could dominate even faster.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Arteris and MIPS Partner on High-Performance RISC-V SoCs for Automotive, Datacenter and Edge AI
- MIPS Releases P8700, Industry's First High-Performance AI-Enabled RISC-V Automotive CPU for ADAS and Autonomous Vehicles
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
- Fractile Licenses Andes Technology's RISC-V Vector Processor as It Builds Radical New Chip to Accelerate AI Inference
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?