Jim Keller on AI, RISC-V, Tenstorrent's Move to Edge IP
VIDEO INTERVIEW
By Sally Ward-Foxton, EETimes (June 9, 2023)
Legendary CPU designer Jim Keller took over as CEO of AI chip company Tenstorrent at the beginning of 2023, after serving as the company’s CTO for two years. His history includes stints at Apple, Tesla and AMD. In recent years, Keller has become an outspoken supporter of RISC-V, and the burgeoning open-source ISA was a key topic for discussion during EE Times’ exclusive video interview.
“My belief is in the next 5 to 10 years, RISC-V will take over all the data centers,” Keller told EE Times, adding that this is especially true for scientific computing and HPC. He said supercomputing could dominate even faster.
E-mail This Article | Printer-Friendly Page |
Related News
- Canaan's RISC-V based edge AIoT SoC adopted VeriSilicon's ISP and GPU IPs
- Tenstorrent RISC-V and Chiplet Technology Selected to Build the Future of AI in Japan
- RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030
- Tenstorrent Selects Blue Cheetah Chiplet Interconnect IP For Its AI and RISC-V Solutions
- Innatera shows RISC-V neuromorphic edge AI microcontroller
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing