NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Can Any Novel Architecture Topple the Mighty GPU?
By Ilene Wolff, EETimes (June 19, 2023)
Despite many new and novel ASIC designs on the market today, GPUs are still extremely popular for both data centers and edge applications like robotics.
That was how Nitin Dahad, editor-in-chief of embedded.com and an EE Times correspondent, opened a panel discussion on whether any novel architecture can replace the GPU. The conversation was part of EE Times’ most recent AI Everywhere Forum.
“Are new types of chips making any progress, and in which markets?” Dahad asked the panel’s speakers. “Which types of chip architectures are showing the most promise? And how do we design new chips to tackle an ever-evolving workload like AI?”
One expert who weighed in on the questions Dahad asked sees an opening for AI hardware vendors who have innovative ideas.
E-mail This Article | Printer-Friendly Page |
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- VeriSilicon unveils next-generation high-performance Vitality architecture GPU IP series
- Flow Computing Emerges from Stealth with Licensable, On-Die Parallel Processing Enabling 100X Improved Performance For Any CPU Architecture
- CEA-Leti Develops Novel Architecture for Keyword-Spotting (KWS) In Always-On, Voice-Activated Edge-AI Systems
- Scale FD-SOI to 7nm? Yes, We Can
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?