Axelera AI Platform Accelerates Edge Application Deployment
By Maurizio Di Paolo Emilio, EETimes (November 21, 2023)
Conventional AI applications frequently require local devices to transmit data to a centralized cloud server for analysis and processing. Although this methodology exhibits efficacy across various scenarios, it’s not without its constraints, encompassing latency, bandwidth consumption, and privacy and security considerations. Relocating AI processing near the location where the data is generated—otherwise known as the “bringing AI to the edge” approach—resolves these concerns through the execution of computations locally on the device or in close proximity to the data source.
In an interview with EE Times, Axelera AI co-founder and CEO Fabrizio Del Maffeo noted recent industry milestones the company achieved, as well as the appointment of a former Arm executive to Axelera’s board of directors.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Arm Accelerates Edge AI with Latest Generation Ethos-U NPU and New IoT Reference Design Platform
- Blaize Delivers First Open and Code-free AI Software Platform Spanning the Entire Edge AI Application Lifecycle
- Arteris Deployed by Menta for Edge AI Chiplet Platform
- Ceva and Edge Impulse Join Forces to Enable Faster, Easier Development of Edge AI Applications
- Arm Accelerates AI From Cloud to Edge With New PyTorch and ExecuTorch Integrations to Deliver Immediate Performance Improvements for Developers
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?