What Is Holding Back Neuromorphic Computing?
By Sally Ward-Foxton, EETimes (December 4, 2023)
SAN JOSE, Calif. — What is holding back neuromorphic computing, or more specifically, spiking neural networks? Mike Davies, director of Intel’s neuromorphic computing lab, told EE Times that the technology shows immense promise for reducing power consumption and latency versus current deep-learning–based neural networks. But this requires dedicated hardware accelerators, and there are still challenges with training regimes and software maturity, he added.
Intel’s neuromorphic chip, Loihi, is in its second generation. In contrast with some other types of spiking neural network accelerators designed for ultra-low–power endpoint applications, Loihi 2 is intended for bigger scale data center-class systems.
“Loihi 2 improved on Loihi 1 in a lot of interesting ways,” Davies said. “It started to blur the boundary between the pure neuromorphic approach and the traditional AI accelerator architecture and that’s pushed us into a new regime of interesting algorithms to explore.”
The best approach isn’t necessarily the one that most closely matches biology, he said, provided we understand why some of these differences arise.
E-mail This Article | Printer-Friendly Page |
Related News
- What does Renesas' acquisition of PCB toolmaker Altium mean?
- BrainChip Details Olfactory Capabilities of Identifying Bacteria in the Blood in New Research Report
- BrainChip and Lorser Industries to Develop Neuromorphic Computing Systems for Software-Defined Radio Devices
- BrainChip and CVEDIA Team to Advance State-of-the-Art Edge AI and Neuromorphic Computing
- Non-Volatile Memory: What Will 2023 Bring?
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing