English
Siemens EDA faces Chinese startup competitor
By Peter Clarke, eeNews Europe (January 1, 2024)
SEIDA (Hangzhou, China) is an EDA startup formed in 2021 by Chinese engineers that had previously worked for Siemens EDA, formerly Mentor Graphics.
The company is focusing on optical proximity correction (OPC) according to a Reuters report. OPC is a key stage in adapting the images used in chip lithography to compensate for optical interference and other effects that are inherent in the lithographic process.
The company’s CEO is Liguo ‘Recoo’ Zhang. Zhang was another former Siemens EDA employee who had spent time employed by the from in Silicon Valley. Peilun “Allen” Chang is SEIDA’s chief operating officer, Reuters said.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- China's EDA startup X-Epic forced to lay off staff, says report
- Siemens collaborates with Samsung Foundry to expand 3D-IC enablement tools, optimize other EDA solutions for foundry's newest processes
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Igniting Innovation: Siemens EDA launches Cre8Ventures in support of the EU Chips Act
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?