Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
M31 Successfully Validates 12nm USB4 PHY IP Empowering Next-Generation High-Speed Data Transmission
Hsinchu, Taiwan - January 3, 2024 -- M31 Technology Corporation (M31), a leading global supplier of silicon intellectual property (IP), announced that the USB4 IP has completed 12nm silicon validation and has been tape-out in 5nm process, and is also actively pursuing development projects for 7nm and 3nm processes. This proven USB4 PHY IP is compliant with USB4 V1 and is backward compatible with USB3.2 and USB2.0 specifications, utilizing low power and power noise compensation circuitry, providing a low risk solution for high data transfer and SoCs. In addition, M31's USB4 PHY IP provides support for USB4 and PD3.0 specifications, and meets the sideband pin and CC pin electrical specifications, making it easier for customers to integrate Type-C USB4-enabled SoC applications, and providing customers with a comprehensive solution at the physical layer.
Recently, the European Union (EU) passed a resolution requiring all small and medium-sized electronic devices sold in EU countries, such as smartphones, tablets, and handheld devices, etc., must uniformly adopt the USB Type-C charging standard starting in the fall of 2024. The implementation of this law will lead to a rapid increase in demand for Type-C, so the rapid development of USB standards is crucial for the market. For physical layer support, the USB-IF previously introduced Alt Mode on USB Type-C to allow USB 3.2 and DisplayPort to coexist on USB Type-C port. With the further expansion of functionality, the internal structure of USB4 becomes more complex, and IP with key technologies undoubtedly accelerates the development of USB4. The new USB4 PHY IP is developed specifically to support the USB4 connection standard, which not only increases the data transfer rate to 40Gbps but also introduces Tunneling transmission mode, allowing USB4 to realize time-division multiplexing of different protocols, including USB3.2, DisplayPort™, and PCI Express, through the Adapter Layer's conversion. This enables USB4 devices to perform multiple functions, including data transfer, audio/video transmission, PCIe, and charging simultaneously on the same connection line while maintaining compatibility with previous USB generations, significantly enhancing the convenience of connected devices.
Danny Huang, Technical R&D Associate Vice President of M31, said, "M31's professional technical team has built up rich collaboration experience in the field of USB, PCIE, DisplayPort™, etc. M31 is able to provide silicon-proven USB IP as well as professional technical support and integration services, which can help our customers to deploy the latest USB4 interfaces in their SoCs to ensure compatibility and accelerate the products' time-to-market. As a specialized supplier of USB IP solutions, M31 has built a complete set of measurement equipment from signal quality analysis, electrical characterization measurement to system compatibility testing, to ensure that every design meets the standard specifications, providing customers with a reliable solution. M31 continues to be the technology leader in the USB4 space to support our customers' success in this rapidly growing market."
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- IEC and USB-IF Expand Cooperation to Support Next-Generation High-Speed Data Delivery and Device Charging Applications
- M31 Launches PCI-SIG Certified PCIe 5.0 PHY IP, Partnering with SSD Storage Chipmaker InnoGrit to Advance the Next-Generation PCIe 5.0
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- M31 Technology has Developed and Validated the Ultra-Low Power 12nm PCIe 5.0 High-Speed Interface IP
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |