55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
proteanTecs Launches Power Reduction Solution for High Performance Markets
Proven during production and lifetime operation, customers can now optimize power and performance without the risk
HAIFA, Israel, Jan. 16, 2024 – proteanTecs, a global leader of deep data analytics for advanced electronics, announced the launch of its power reduction solution for the datacenter, mobile, communications and automotive markets. Now available, the proteanTecs’ power reduction solution uses on-chip telemetry, machine learning and predictive analytics to enable workload-aware system-on-chip (SoC) power reduction during production testing and in-field operations.
Based on personalized device assessment and the real-time visibility of actual timing margins under functional workloads, the new solution highlights unique offerings—from Power Characterization and inline-testing VDDmin Prediction to the industry first-and-only real time AVS Pro™ application. These capabilities can be used independently or concurrently to maximize power savings by over 10% with a protection layer. To schedule a demo, click here.
“As CPUs, GPUs and AI processors advance and must support increasing performance demands, the need for power reduction has intensified in reliability-critical markets, such as cloud computing, mobile, telecommunications and automotive,” said Evelyn Landman, co-founder and CTO of proteanTecs. “We’ve successfully proven the proteanTecs power reduction solution with multiple customers, and we’re eager to help more customers balance their tradeoffs, reduce guard bands in a safe way, and optimize power and performance without the risk of system failure. Customers can now double down on their power savings with a safety net.”
For significant in-field power savings, proteanTecs introduces AVS Pro, a closed-loop hardware-firmware application for reliability and functional-workload aware adaptive voltage scaling (AVS). Based on timing margin agents, AVS Pro leverages excessive guard-bands to reduce power while guaranteeing failure prevention. This silicon-proven technology has enabled customers to reduce their power consumption by an average of 8-14%. To learn more, download the white paper here.
For power reduction during production, proteanTecs offers applications for prediction-based VDDmin optimization per individual chip and system, with deep data analytics for process grading. These applications are deployed on the tester with advanced analysis on the proteanTecs cloud platform. Partnering with leading automated test equipment (ATE) vendors, the company enables parametric power and performance visibility for inline decision making.
proteanTecs’ power reduction solution offers several key advantages to performance- and reliability-critical markets, including cloud computing, consumer devices, telecommunications and automotive. By optimizing power-hungry components, customers can improve operational efficiencies and prolong the lifetime of their system’s electronics, leading to significant cost savings, and higher system utilization rates.
To learn more about the new power reduction solution, click here. To schedule a product demo or receive a custom quote, click here.
About proteanTecs
proteanTecs is the leading provider of deep data analytics for advanced electronics monitoring. Trusted by global leaders in the datacenter, automotive, communications and mobile markets, the company provides system health and performance monitoring, from production to the field. By applying machine learning to novel data created by on-chip monitors, the company's deep data analytics solutions deliver unparalleled visibility and actionable insights—leading to new levels of quality and reliability. The company is headquartered in Israel and has offices in the United States, India, South Korea and Taiwan. For more information, visit www.proteanTecs.com.
|
Related News
- Key ASIC Launches ASIC & SoC Design-to-Manufacture Services for Communications and Consumer Electronics Applications; Company Specializes in High Performance, Low Power Mixed-Signal and Digital Design
- Augment your Peripheral slot's performance with the Low Power and High Throughput PCIe 4.0 PHY IP Cores in 12FFC with matching PCIe 4.0 Controller IP Cores
- Silex Insight launches high performance (2Tbps) SM4-GCM Multi-booster
- Perceive Corporation Launches to Deliver Data Center-Class Accuracy and Performance at Ultra-Low Power for Consumer Devices
- Silex Insight launches Chinese OSCCA high performance (400 Gbps) SM4 Crypto Core
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |