eMemory's Security-Enhanced OTP Qualifies on TSMC N4P Process, Pushing Forward in High-Performance Leading Technology
Hsinchu Taiwan -- January 25, 2024 -- eMemory announced that its security-enhanced version of One-Time Programmable (OTP), NeoFuse, has achieved qualification on the TSMC N4P process. As a performance-focused enhancement of TSMC’s 5nm family, N4P was optimized to provide a further enhanced advanced technology platform for both HPC and mobile applications. In addition, N4P lowers process complexity and improves wafer cycle time by reducing the number of masks. As NeoFuse is fully compatible with the N4P process, no additional masks are required.
NeoFuse OTP on the TSMC N4P process is an embedded one-time programmable NVM IP solution, featuring low operating power, robust reliability, and heightened security. The security-enhanced OTP macro incorporates eMemory’s proprietary physical unclonable function (PUF). The PUF feature provides additional value of data protection and anchors the IC’s root of trust into the silicon. At the operational level, the temperature tolerance extends up to 150°C, covering a wider range of supply voltages.
"Along with TSMC’s outstanding semiconductor manufacturing capabilities, eMemory’s new milestone on the N4P process ushers in more powerful and flexible NVM and security solutions for HPC, AI, Cloud Server, and mobile applications. Our goal is to lead the innovation of NVM technology and serve our mutual customers in this rapid-evolving era," said Chris Lu, Senior Vice President of Business Development of eMemory.
“Our latest collaboration with eMemory provides customers with qualified design solutions that allow them to fully leverage the significant performance boost of TSMC’s advanced process technologies,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “We will continue to work closely with our Open Innovation Platform® (OIP) ecosystem partners to help customers address the stringent design challenges and unleash next-generation HPC and mobile innovations.”
eMemory expects to complete qualification on the TSMC N5A process for automotive applications by the first quarter of 2024. The N3P project is currently under development and is scheduled to tape out in the first quarter of 2024.
Through close collaboration with TSMC in design solution development for advanced process technologies, eMemory remains committed to the best security-enhanced OTP and security solutions for various application trends, including smartphones, HPC, mobile, AI, automotive, and Cloud server.
About eMemory
eMemory (TPEX:3529) is a leading pure-play developer and provider of logic-based Non-Volatile Memory (Logic NVM) founded in 2000, and since 2019, eMemory started to offer PUF-based Security IP solutions based on its outstanding anti-fuse and physical unclonable function (PUF) technology. Following the breakthrough success of one-time programmable memories (NeoBit/NeoFuse), eMemory expanded its portfolio of IPs, including multi-time programmable memories (NeoMTP/NeoEE), Flash memories (NeoFlash), and PUF technology (NeoPUF). Additionally, with the subsidiary, PUFsecurity Corp., eMemory enters the security sector by offering innovative PUF-based security subsystems and solutions, such as Root of Trust Module PUFrt and Crypto Coprocessor PUFcc. As a world-leading IP provider, eMemory has delivered best-in-class designs to over 2,400 foundries, IDMs and fabless companies globally, and commits to push the technology envelope together with our partners in advanced applications.
For more information about eMemory, please visit www.ememory.com.tw
|
eMemory Technology Hot IP
Related News
- eMemory's Security-enhanced OTP Qualifies on TSMC N5 Process and Continues to Tackle Automotive Solutions
- eMemory's Security-Enhanced OTP IP Qualified on TSMC N6 Process
- Synopsys Accelerates High-Performance Computing SoC Designs with Industry's Broadest IP Portfolio for TSMC's 5nm Process Technology
- Aplus Flash Technology announces availability of 0.35um embedded OTP EPROM IP with maximum performance: aplus' 0.35um embedded OTP IP offers high-performance , low-voltage operation on SMIC's 0.35um 2P3M OTP EPROM process
- Cadence Accelerates Hyperscale SoC Design with Next-Generation 112G Extended Long-Reach SerDes IP on TSMC's N4P Process
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |