55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
M31 Launches PCI-SIG Certified PCIe 5.0 PHY IP, Partnering with SSD Storage Chipmaker InnoGrit to Advance the Next-Generation PCIe 5.0
Hsinchu, Taiwan - February 20, 2024 -- M31 Technology Corporation (M31), a leading global provider of silicon intellectual property (IP), today announced that the PCIe 5.0 PHY IP has obtained the official certification mark from PCI-SIG as a high-performance solution that complies with PCI-SIG standards. Additionally, the IP has been adopted by the globally renowned SSD storage chipmakerInnoGrit for use in next-generation SSD storage chips.
With the continuous improvement of processor performance, the demand for upgrading the read and transfer speeds of SSD storage chips has been driven by Peripheral Component Interconnect Express (PCIe), which is used for the data transfer of solid state drives (SSDs), graphics cards, and other hardware, playing a crucial role in data transfer within storage chips and has become the mainstream transfer interface. PCI-SIG, as an open industry standard PCI specification alliance, consists of more than 900 leading industry member companies to formulate industry standard specifications that meet the needs of its members, and PCI-SIG official certification serves as a benchmark standard adopted by the industry for PCIe products. However, obtaining official certification from PCI-SIG is no easy feat, as it requires rigorous adherence to PCI-SIG's strict consistency standard tests to ensure compliance with PCIe standards and interoperability and consistency among various products.
The PCIe 5.0 PHY IP developed by M31 provides high performance, multi-channel functionality and low-power architecture for high bandwidth applications, and has already completed 12-nanometer silicon validation, with maximum speeds up to 32Gbps. This IP integrates high-speed mixed-signal circuits to support a full series of PCIe 5.0 Base applications, and can accommodate both consumer electronics and enterprise-level server computing at significantly higher speeds. In addition, the design and development strictly follow the international PCI-SIG interface specification, and further pass the official PCI-SIG rigorous standards test, formally listed in the official PCI-SIG integration list. Therefore, customers can rest assured that they can adopt M31’s officially certified PCIe IP to meet their application needs.
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- M31 Successfully Validates 12nm USB4 PHY IP Empowering Next-Generation High-Speed Data Transmission
- Intel Launches Agilex 7 FPGAs with R-Tile, First FPGA with PCIe 5.0 and CXL Capabilities
- M31 Technology has Developed and Validated the Ultra-Low Power 12nm PCIe 5.0 High-Speed Interface IP
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
- PLDA demonstrates successful PCIe 5.0 Link Training at 32 GT/s with its PCIe 5.0 controller and Broadcom PHY
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |