VeriSilicon NPU IP is shipped in over 100 million AI-enabled chips worldwide
Enabling efficient execution of applications ranging from AI voice, AI vision, AI pixel to AIGC on embedded devices
Shanghai, China -- February 29, 2024 -- VeriSilicon (688521.SH) today announced that it has reached a milestone achievement with its Neural Network Processor (NPU) IP integrated into over 100 million AI-enabled chips across 10 major application sectors worldwide, including Internet of Things (IoT), wearables, smart TVs, smart home, security monitoring, servers, automotive electronics, smartphones, tablets, and smart healthcare. As a global leader in embedded AI/NPU over the past seven years, VeriSilicon’s NPU IP has been successfully integrated into 128 AI SoCs supplied by 72 licensees in these varied market segments.
Related |
Neural Network Processor IP |
VeriSilicon’s NPU IP is a high-performance AI processor IP designed with a low-power, programmable, and scalable architecture. It can be easily configured to meet licensees’ requirements for chip sizes and power budgets, making it a cost-effective neural network acceleration engine. This IP also ships with extensive and mature Software Development Kit (SDK) supporting all major deep learning frameworks, ensuring fast product deployment in the market.
VeriSilicon’s latest VIP9000 series NPU IP offers scalable and high-performance processing capabilities for both Transformer and Convolutional Neural Network (CNN). Coupled with Acuity toolkits, this powerful IP supports all major frameworks including PyTorch, ONNX, and TensorFlow. Additionally, it features 4-bit quantization and compression technologies to address bandwidth constraints, facilitating the deployment of AI Generated Content (AIGC) and Large Language Model (LLM) algorithms such as Stable Diffusion and Llama 2 on embedded devices.
By leveraging VeriSilicon’s FLEXA® technology, VIP9000 can be seamlessly integrated with VeriSilicon’s Image Signal Processor (ISP) and video encoders to form low-latency AI-ISP and AI-Video subsystems without requiring DDR memory. It can be further customized to balance cost and flexibility for power- and space-constrained environments in deeply embedded applications.
“AI capability is now an essential part of every smart device across different applications, ranging from MCUs to high-performance application processors. Leveraging our expertise in Graphics Processor Unit (GPU), we have architected low-power, programmable, and scalable NPU processor IPs capable of handling various types of neural networks and computational tasks within the NPU itself. Such efficiency, combined with minimized data traffic, serves as key enablers for embedded smart devices,” said Wei-Jin Dai, Executive VP and GM of IP Division at VeriSilicon. “With the rapid advancement of AI, we have achieved a level of human-like reasoning that paves the way for intelligent human assistants. VeriSilicon is leveraging our highly efficient AI computing capabilities and vast experience in deploying over 100 million AI-enabled chips to bring server-level AIGC capabilities to embedded devices.”
About VeriSilicon
VeriSilicon Microelectronics (Shanghai) Co., Ltd. (VeriSilicon, 688521.SH) is committed to providing customers with platform-based, all-around, one-stop custom silicon services and semiconductor IP licensing services leveraging its in-house semiconductor IP. Under the unique "Silicon Platform as a Service" (SiPaaS) business model, depending on the comprehensive IP portfolio, VeriSilicon can create silicon products from definition to testing and packaging in a short time, and provides high-performance and cost-efficient semiconductor alternative products for fabless, IDM, system vendors (OEM/ODM), large internet companies and cloud service providers, etc. VeriSilicon's business covers consumer electronics, automotive electronics, computer and peripheral, industry, data processing, Internet of Things (IoT) and other applications.
VeriSilicon presents a variety of customized silicon solutions, including high-definition video, high-definition audio and voice, in-vehicle infotainment, video surveillance, IoT connectivity, smart wearable, high-end application processor, video transcoding acceleration and intelligent pixel processing, etc. In addition, VeriSilicon has six categories of in-house processor IPs, namely GPU IP, NPU IP, VPU IP, DSP IP, ISP IP and Display Processor IP, as well as more than 1,500 analog and mixed signal IPs and RF IPs.
Founded in 2001 and headquartered in Shanghai, China, VeriSilicon has 7 design and R&D centers in China and the United States, as well as 11 sales and customer service offices worldwide. VeriSilicon currently has more than 1,800 employees.
|
Verisilicon, Inc. Hot IP
Related News
- CEVA and ASR Micro Celebrate Milestone - 100 Million Wireless IoT Chips Shipped
- CEVA Announces Milestone of 100 Million CEVA-powered Cellular IoT Chips Shipped
- Ceva and Actions Technology Commemorate Landmark Achievement, Surpassing 100 Million Ceva-Powered Wireless Audio and AIoT Processors Shipped
- VeriSilicon's Neural Network Processor IP Embedded in Over 100 AI Chips
- Motivo, Inc. Raises $12 Million Series A to Accelerate AI-Enabled Chip Design and Improve Manufacturing Yields
Breaking News
- Silicon industry veteran Oreste Donzella joins Sondrel board as Non-Executive Director
- Powering the NVM and Embedded Chip Security Technologies
- BOS and Tenstorrent Unveil Eagle-N, Industry's First Automotive AI Accelerator Chiplet SoC
- BBright Expands Ultra HD Capabilities with intoPIX JPEG XS Technology in its V2.2 Decoder Platform
- Jmem Tek and Andes Technology Partner on the World' s First Quantum-Secure RISC-V Chip
Most Popular
- MosChip selects Cadence tools for the design of HPC Processor “AUM” for C-DAC
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- Quobly announces key milestone for fault-tolerant quantum computing
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Alphawave IP - Announcement regarding leadership transition
E-mail This Article | Printer-Friendly Page |