Deeply Embedded AI Accelerator for Microcontrollers and End-Point IoT Devices
Synopsys Launches Industry's First Complete 1.6T Ethernet IP Solution to Meet High Bandwidth Needs of AI and Hyperscale Data Center Chips
Solution Helps Future-Proof Infrastructure Using New 1.6T Ethernet Controller IP, Silicon-Proven 224G PHY IP, and Verification IP
SUNNYVALE, Calif., Feb. 29, 2024 – Synopsys, Inc. today delivered a dramatic increase in bandwidth and throughput for data-intensive AI workloads with the industry’s first complete 1.6T Ethernet IP solution. Hyperscale data centers, a backbone in the era of pervasive intelligence, require high-bandwidth, low-latency chips and interfaces to process petabytes of data quickly. Synopsys’ new 1.6T Ethernet IP solution enables design teams to create the industry’s fastest chips for AI and data center networking applications.
Synopsys is enabling hyperscale data center providers, and the ecosystem that serves them, to future-proof their infrastructure via their silicon roadmap, using the industry’s most extensive, interoperable, and proven IP portfolio:
“Massive artificial intelligence and machine learning workloads are accelerating the need for 1.6T Ethernet in data centers,” said Ram Periakaruppan, vice president and general manager, Network Test & Security Solutions, Keysight Technologies. “The combination of Synopsys' new 1.6T Ethernet controllers and robust 224G Ethernet PHY IP and Keysight's IxVerify pre-silicon test solution are essential to helping customers design the world’s fastest, most reliable system on a chip devices.”
“Insatiable demand for high-speed data access is pushing hyperscale cloud providers to upgrade their networking infrastructure to maintain their competitive edge” said Keith Guetig, vice president of Product Management, Samtec. “With successful interoperability between this and many prior generations of Synopsys’ high-quality Ethernet solutions and Samtec’s high-speed FlyOver® cable assemblies, chip designers and system architects can reduce their design risk when developing the next generation of SoCs for cloud, AI, and 5G applications.”
“With growing demands from large language modeling, HPC simulation, and AI training in hyperscale data centers, network boundaries are crossing over the Terabits per second threshold,” said Peter Jones, chairman, Ethernet Alliance. “The availability of development tools capable of meeting these needs is critical to the success of next-generation Ethernet standards addressing this market.”
“The massive compute demands of hyperscale data centers require significantly faster Ethernet speeds to enable emerging AI workloads,” said John Koeter, senior vice president of marketing and strategy for IP, Synopsys. “Our complete IP solution for 1.6T Ethernet, pre-verified subsystems, successful ecosystem interoperability, and decades of expertise in developing and delivering the industry’s broadest interface IP portfolio allow designers to confidently integrate the necessary functionality into their SoCs with less risk.”
Synopsys Complete 1.6T Ethernet Solution
Synopsys’ comprehensive IP solution, including new 1.6T MAC and PCS Ethernet controllers, 224G Ethernet PHY IP, and verification IP, accelerates time to market for AI and HPC networking chips. The complete 1.6T Ethernet IP solution optimizes hyperscale data center energy efficiency by reducing interconnect power consumption by up to 50% compared to existing SoC implementations. The new multi-channel, multi-rate Synopsys 1.6T Ethernet MAC and PCS Controllers decrease area by 50% and reduce latency by 40% by implementing a patented Reed-Solomon Forward Error Correction architecture, while helping ensure reliable data for Ethernet rates from 10G to 1.6T. The silicon-proven 224G Ethernet PHY IP delivers robust link performance with exceptional signal integrity and seamless ecosystem interoperability for multiple channel lengths. The industry’s first Ethernet verification IP for up to 1.6T speeds, implemented in native SystemVerilog and Universal Verification Methodology, speeds time to first test.
Availability and Additional Resources
The Synopsys 1.6T Ethernet solution, including all components – 1.6T MAC and PCS Controller IP, 224G PHY IP for advanced processes, and Verification IP for 1.6T Ethernet – are available now.
- Blog: Meeting the Growing BW Demands with a Complete 1.6T Ethernet IP Solution
- Webinar: Key MAC Considerations for the Road to 1.6T Ethernet Success
- Video: 224G Ethernet PHY IP Interop with backplane channels at TSMC Symposium 2023
- Web: Complete 1.6T Ethernet IP Solution
About Synopsys
Catalyzing the era of pervasive intelligence, Synopsys, Inc. (Nasdaq: SNPS) delivers trusted and comprehensive silicon to systems design solutions, from electronic design automation to silicon IP and system verification and validation. We partner closely with semiconductor and systems customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys Extends Portfolio of Cloud Computing IP with 112G Ethernet PHY for Hyperscale Data Center SoCs
- Xilinx Launches the World's Fastest Data Center and AI Accelerator Cards
- NeuReality and Veriest Achieve Great Engineering Feat to Advance AI Chips for World's Largest Data Centers
- Alphawave Semi Expands Collaboration with Samsung, Adds 3nm Connectivity IP to Meet Accelerated AI and Data Center Demand
- FuriosaAI Enhances Next-Generation AI Chips with proteanTecs' Deep Data Analytics
Breaking News
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- NVMe Updates Expand Discoverability, Security
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
- Alphacore teams with Southwest Advanced Prototyping HUB at ASU to advance national security with nearly $30 million in federal funding award
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- Xiphera Partners with IPro for the Israeli Chip Design Market
E-mail This Article | Printer-Friendly Page |