RISC-V-based AI IP development for enhanced training and inference
A Conversation with GlobalFoundries Europe's Manfred Horstmann
By Pat Brans, EETimes Europe (May 1, 2024)
Dresden has been a microelectronics hub since its days as an East German city. Building on that strong foundation has been a win for GlobalFoundries and for Europe at large, says GlobalFoundries’ top executive on the continent.
Manfred Horstmann took what he considers to be an unconventional route to his current role as head of Europe for GlobalFoundries and general manager of the company’s Dresden site. Horstmann has held several technical posts throughout his career and was vice president of technology at GlobalFoundries before ascending to his current job in October 2020.
Many GMs do not have as much direct experience as Horstmann does with the technological changes of the past several decades. Because he remembers so well the days when submicron technology was a big deal, he says that even today, he never takes working with nanoscale processes for granted.
E-mail This Article | Printer-Friendly Page |
Related News
- Can Globalfoundries and Europe's chip firms unite?
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Weebit Nano to demo its ReRAM technology on GlobalFoundries' 22FDX® platform
- Tiempo Secure's TESIC RISC-V IP Secure Element successfully characterized on GlobalFoundries' 22FDX technology node
Breaking News
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
- TSMC September 2024 Revenue Report
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture