Multi Protocol Switch IP Core for Safe and Secure Ethernet Network
Mixel Announces Immediate Availability of MIPI C-PHY/D-PHY Combo IP on STMicroelectronics 40LP Process Technology
Mixel’s silicon-proven IP supports the latest versions of the MIPI Specifications for camera applications
SAN JOSE, Calif.-- July 02, 2024 -- Mixel®, a leading provider of mixed-signal intellectual property (IP), announced today that its MIPI® C-PHYSM/D-PHYSM Combo IP is now available on STMicroelectronics’ 40nm Low Power process technology (CMOS040LP). The MIPI C-PHY IP supports the v1.2 specification, and the MIPI D-PHY IP supports the MIPI D-PHY v2.1 specification.
Mixel’s MIPI C-PHY/D-PHY combo IP is a high-frequency, low-power, low-cost, physical layer. The MIPI C-PHY IP supports a speed of 3.5Gsps per trio, an equivalent data rate of 7.98 Gbps/trio, and in MIPI D-PHY mode, the IP supports speeds up to 2.5Gbps per lane. With up to three trios in C-PHY and up to four lanes in D-PHY, the combo IP reaches an aggregate bandwidth of 23.94Gbps and 10Gbps in their respective modes.
There are multiple configurations of this combo IP available, including area optimized transmitters or receivers, supporting either the MIPI Camera Serial Interface 2 (CSI-2®) or MIPI Display Serial Interface 2 (DSI-2SM) as well as a universal version of the IP which supports all configurations. In addition, Mixel also offers its patented RX+ and proprietary TX+ versions of its MIPI receiver and transmitter IPs. These unique configurations allow full-speed, in-system testing without the area penalty of a universal configuration and are designed for safety sensitive applications such as automotive, medical, and other use cases where safety and reliability are critical.
Mixel’s IP achieved first-time silicon success on a test chip manufactured in ST’s 40nm low power process technology and other MIPI IP configurations are in development on another ST process technology.
“Mixel has been a valued Contributor member of MIPI Alliance and supporter of its specifications since 2006,” said Sanjiv Desai, MIPI Alliance chair. “By offering their silicon-proven MIPI IP in ST’s 40nm low power process technology, Mixel is actively playing a role in the growth of the MIPI ecosystem.”
This combo IP, silicon-proven at 4.5Gsps per trio in C-PHY mode and 4.5Gbps per lane in D-PHY mode, was first announced in September 2020.
“We worked very closely with the Mixel Engineering teams from pre-sales through silicon validation,” Pascal Mellot, Imaging System & Silicon Products Director at STMicroelectronics. “We are impressed by the breadth of their knowledge and outstanding level of support and have enjoyed their constructive and responsive attitude. Achieving first-time silicon-success in this ST process is testament to Mixel’s engineering excellence and their long-proven methodology. We are looking forward to future collaborations with Mixel.”
Mixel was the first IP provider to silicon prove the first generation of MIPI C-PHY/D-PHY combo IP in 2016.
“Achieving first-time silicon-success in ST’s process with this complex IP was only possible through the close collaboration between our teams, and an indication of ST’s process robustness and the excellence of Mixel engineering and methodology,” said Ashraf Takla, Founder and CEO of Mixel. “Expanding the availability of our MIPI IP in another ST process technology is helping expand IC development of our mutual customers in Europe and across the world.”
Availability:
Mixel MIPI C-PHY/D-PHY Combo IP is available now on the STMicroelectronics 40nm Low Power process technology.
Additional Resources:
For more information on Mixel’s IP portfolio, please visit https://mixel.com/ip-cores.
About Mixel:
Mixel is a leading provider of mixed-signal IPs and offers a wide portfolio of high-performance mixed-signal connectivity IP solutions. Mixel’s mixed-signal portfolio includes PHYs and SerDes, such as MIPI D-PHY, MIPI M-PHY®, MIPI C-PHY, LVDS, and many dual mode PHY supporting multiple standards. Mixel was founded in 1998 and is headquartered in San Jose, CA, with global operation to support a worldwide customer base. For more information contact Mixel at info@mixel.com or visit www.mixel.com.
About MIPI Alliance:
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. There is at least one MIPI specification in every smartphone manufactured today. Founded in 2003, the organization has over 375 member companies worldwide and more than 15 active working groups delivering specifications within the mobile ecosystem. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP tool providers, automotive OEMs, and Tier 1 suppliers, test, and test equipment companies, as well as camera, tablet, and laptop manufacturers. For more information, please visit www.mipi.org.
|
Mixel, Inc. Hot IP
Related News
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Mixel Announces Immediate Availability of MIPI C-PHY/D-PHY Combo IP on TSMC N5 Process
- Mixel Announces Availability of the World's First MIPI C-PHY/D-PHY Combo IP Supporting 30 Gbps
- Arasan announces the immediate availability of its MIPI D-PHY / C-PHY Combo IP for TSMC 22nm SoC Designs
- Mixel MIPI C-PHY/D-PHY Combo IP Integrated into Hercules Microelectronics HME-H3 FPGA
Breaking News
- Intel Announces Retirement of CEO Pat Gelsinger
- Tenstorrent closes $693M+ of Series D funding led by Samsung Securities and AFW Partners
- VeriSilicon partners with LVGL to enable advanced GPU acceleration for wearable devices and beyond
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- Imagination DXS GPU IP recognised as game-changer for the car industry
Most Popular
- Silicon Creations Collaborates with Interex Semiconductor to Distribute High-Performance IPs in India
- VeriSilicon partners with LVGL to enable advanced GPU acceleration for wearable devices and beyond
- HighTec C/C++ Compiler Suite Supports Andes' ISO 26262 Certified RISC-V IP for Automotive Safety and Security Applications
- Alphawave Semi Drives Innovation in Hyperscale AI Accelerators with Advanced I/O Chiplet for Rebellions Inc
- Government of India creating enabling environment for Semiconductor Design Community with direct access to National Chip Design Infrastructure
E-mail This Article | Printer-Friendly Page |