Search News

Design IP News

• Cadence Tapes Out UCIe IP Solution at 64G Speeds on TSMC N3P Technology (Friday, December 19, 2025)
• Global Trends Overview: The Rapid Evolution of the USB-C Charging Cable Market (Thursday, December 18, 2025)
• DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs (Tuesday, December 16, 2025)
• IntoPIX At CES 2026: Premium Visual Experiences — No Compromise. IntoPIX Delivers Real-Time, Low-Power Video Technologies At CES 2026 (Tuesday, December 16, 2025)
• Three PCIe Encryption Weaknesses Expose PCIe 5.0+ Systems to Faulty Data Handling (Monday, December 15, 2025)
• Industry’s First End-to-End eUSB2V2 Demo for Edge AI and AI PCs at CES (Monday, December 15, 2025)
• Silicon Creations and Chip Interfaces Announce Successful Interoperability for JESD204B/C, Interlaken, and CPRI (Friday, December 12, 2025)
• Developing high-performance compute and storage systems (Thursday, December 11, 2025)
• CAST Introduces Microsecond Channel Controller IP Core for Automotive Power and Sensor Interfaces (Thursday, December 11, 2025)
• MEMTECH Unveils New LPDDR3 Memory Subsystem Family with Hyper-Bandwidth, Automotive Safety, and Ultra-Low Power Innovations (Wednesday, December 10, 2025)
• TES Launches 3.3 V CAN Transceiver IP for Single‑Chip Solutions (Tuesday, December 9, 2025)
• Silicon-Proven 16-bit 5MSps SAR ADC IP Cores Optimised for Automotive, Industrial, and IoT (Tuesday, December 9, 2025)
• DVB-S2 Demodulator Available For Integration From Global IP Core (Monday, December 8, 2025)
• Perceptia Announces Availability of Cryogenic 10-bit ADC and DAC IP in GF 22FDX (Monday, December 8, 2025)
• DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption (Thursday, December 4, 2025)
• VeriSilicon’s NPU IP VIP9000NanoOi-FS has achieved ISO 26262 ASIL B certification (Thursday, December 4, 2025)
• Attopsemi I-fuse® OTP was successfully adopted by Wiliot for IoT Pixels (Wednesday, December 3, 2025)
• WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS (Wednesday, November 26, 2025)
• Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology (Tuesday, November 25, 2025)
• Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025 (Tuesday, November 25, 2025)
• Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs (Monday, November 24, 2025)
• VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor (Monday, November 24, 2025)
• Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications (Thursday, November 20, 2025)
• Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost (Thursday, November 20, 2025)
• EagleChip Selects CAST TSN IP Core to Enhance Advanced Intelligent Control SoC (Wednesday, November 19, 2025)
• GUC and Ayar Labs Partner to Advance Co-Packaged Optics for Hyperscalers (Monday, November 17, 2025)
• CAST Introduces JPEG XL Encoder IP Core for High-Quality, On-Camera Still-Image Compression (Friday, November 14, 2025)
• VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP (Thursday, November 13, 2025)
• Secure-IC, now a part of Cadence, unveils Securyzr™ Xperience, an Exclusive Gateway to Security Innovation (Wednesday, November 12, 2025)
• Perceptia Updates Design Kit for pPLL03 on GlobalFoundries 22FDX Platform (Thursday, November 6, 2025)
• Ceva Partners with Microchip Technology to Enable AI Acceleration Across Edge Devices and Data Center Infrastructure (Wednesday, November 5, 2025)
• CAST Expands Security IP Line with New Family of Post-Quantum Cryptography Cores (Wednesday, November 5, 2025)
• Arteris Selected by Altera to Advance Intelligent Computing Across Cloud-to-Edge Applications (Tuesday, November 4, 2025)
• Ceva and embedUR systems Partner to Launch ModelNova for NeuPro NPU Family, Expanding Edge AI Model Ecosystem (Wednesday, October 29, 2025)
• SmartDV Announces Multiple Customer Licenses for MIPI® SoundWire® I3S℠ 1.0 IP Portfolio (Monday, October 27, 2025)
• Preliminary Characterisation Report for Perceptia’s pPLL08W in GF 22FDX Now Available (Thursday, October 23, 2025)
• CAST Simplifies RISC-V Embedded Processor IP Adoption with New Catalyst Program (Wednesday, October 22, 2025)
• Menta Brings its Pioneering eFPGA Technology to Embedded World North America 2025 (Wednesday, October 22, 2025)
• Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems (Wednesday, October 22, 2025)
• Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions (Tuesday, October 21, 2025)
• Arm Accelerates the Edge AI Revolution with Easy, Low-Cost Access to Armv9 Platforms through Arm Flexible Access (Tuesday, October 21, 2025)
• Synopsys Unveils ‘Silicon Bring-Up’ of LPDDR6 IP On TSMC’s Cutting-Edge N2P Node, Reaching Bandwidth Up to a Whopping 86 GB/s (Monday, October 20, 2025)
• TSN Technology from CAST Powers Advanced Cancer Treatment (Friday, October 17, 2025)
• MIPI Alliance Releases New Groundbreaking Audio Interface Specification for High-Bandwidth, Low-Latency Consumer Electronics, Automotive and Industrial Applications (Thursday, October 16, 2025)
• Ceva Leads Next Gen Location: First IP Provider to Achieve Bluetooth 6.0 Qualification with Channel Sounding, Strong Momentum with 10+ Customers (Thursday, October 16, 2025)
• Why RISC-V + Blockchain Is the Conversation I've Been Waiting to Have (Thursday, October 16, 2025)
• InPsytech showcases 3nm UCIe 3.0 technology at OCP 2025, Accelerating Innovation in Chiplet Ecosystem (Tuesday, October 14, 2025)
• 16-Bit 5Msps SAR ADC IP Core on 40nm Node Sets a New Benchmark in Precision and Power Efficiency (Monday, October 13, 2025)
• Chips&Media Completes RTL for 'WAVE-P,' the World's First Standalone APV HW CODEC IP, Ready (Monday, October 13, 2025)
• IntoPIX Accelerates Automotive Innovation With TicoRAW & JPEG XS On Lattice Low Power FPGAs (Thursday, October 9, 2025)