Siemens advances integrated circuit test and analysis at 5nm and below
Plano, Texas, USA – July 09 2024 -- Siemens Digital Industries Software today introduced Tessent™ Hi-Res Chain software, a new tool designed to address the critical challenges faced by integrated circuit (IC) design and manufacturing teams in advanced technology nodes, where even minor process variations can significantly impact yield and time-to-market.
As IC designs progress to more advanced nodes at 5nm and below, they become increasingly susceptible to manufacturing variations that can create defects and slow yield ramp. At these geometries, traditional failure analysis (FA) methods can require weeks or months of laboratory effort to investigate. Siemens’ new Tessent Hi-Res Chain tool addresses this problem by rapidly providing transistor-level isolation for scan chain defects. For advanced process nodes where yield ramp heavily relies on chain diagnosis, the new software can boost diagnosis resolution by more than 1.5x, reducing the need for costly extensive failure analysis cycles.
"Tessent Hi-Res Chain represents a major leap forward in our ability to rapidly identify and address yield-limiting factors in advanced IC designs," said Ankur Gupta, vice president and general manager of the Digital Design Creation Platform division, Siemens Digital Industries Software. "By providing unprecedented accuracy and resolution in defect isolation, we're empowering our customers to accelerate their yield ramp and improve time-to-market for cutting-edge semiconductor products."
By correlating design information and failure data from manufacturing tests with patterns from Tessent automatic test pattern generation (ATPG), Tessent Hi-Res Chain transforms failing test cycles into actionable insights. The solution employs layout-aware and cell-aware technology to pinpoint a defect's most probable failure mechanism, logic location, and physical location.
Tessent Hi-Res Chain builds on Siemens' market-leading chain diagnosis capabilities, offering precise defect isolation, even for point defects deep within design control signal networks.
The new solution maintains Tessent industry-leading accuracy rate, with over 80 percent of its generated reports consistently confirmed through FA processes using Tessent technology. This high level of reliability has made Tessent the go-to solution for yield ramping across multiple technology nodes.
Tessent Hi-Res Chain is part of Siemens' comprehensive Tessent product family, which offers best-in-class solutions for IC test, functional monitoring, and silicon lifecycle management. These tools work in concert to provide the highest test coverage, accelerate yield ramp, and improve quality and reliability throughout the silicon lifecycle.
For more information about Tessent Hi-Res Chain and Siemens' full suite of IC design and test solutions, visit www.siemens.com/tessent.
Siemens Digital Industries Software helps organizations of all sizes digitally transform using software, hardware and services from the Siemens Xcelerator business platform. Siemens' software and the comprehensive digital twin enable companies to optimize their design, engineering and manufacturing processes to turn today's ideas into the sustainable products of the future. From chips to entire systems, from product to process, across all industries. Siemens Digital Industries Software – Accelerating transformation.
|
Related News
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
- Siemens extends collaboration with TSMC to advance integrated circuit and systems design
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- Siemens expands industry-leading integrated circuit verification portfolio with acquisition of Avery Design Systems
- Siemens collaborates with UMC to develop 3D integrated circuit hybrid-bonding workflow
Breaking News
- GlobalFoundries and NXP to Deliver Next-Generation 22FDX Solutions for Automotive, IoT and Smart Mobile
- Celestial AI Acquires Rockley Photonics Patent Portfolio, Strengthening Photonic Fabric IP
- Silicon IP Provider, Chips&Media Unveils New Multi Video Codec IP, WAVE6 Gen2+
- M31 Once Again Ranked Among Forbes' "Asia 200 Best Under a Billion" List
- DeepComputing and Andes Technology Partner to Develop the World's First RISC-V AI PC with 7nm QiLai SoC, Featuring Ubuntu Desktop
Most Popular
- YorChip announces Low Latency 200G Chiplet for edge AI
- Alphawave Semi Q3 2024 Trading and Business Update
- RISC-V Announces Ratification of the RVA23 Profile Standard
- Arteris and SiFive Deliver Pre-verified Solution for the Datacenter Market
- MosChip Technologies joins Renesas RZ Partner Ecosystem as AI/ML Design Partner
E-mail This Article | Printer-Friendly Page |