RISC-V Thrives Through Research, International Collaboration
By Pablo Valerio, EETimes (July 9, 2024)
Munich, Germany — During the recent RISC-V Summit Europe, EE Times had the opportunity to talk to a leading RISC-V researcher Frank Kagan Gürkaynak, a senior scientist at ETH Zürich and a prominent figure within the community. His work underscores the synergy between open-source platforms and industry stakeholders, fostering innovation and overcoming technical challenges.
During the conference, Gürkaynak described how his team could go from design to tape-out of a RISC-V processor in 60 days.
Harnessing open source for commercial success
The open-source nature of RISC-V presents unique advantages for commercial entities. “Tool providers like Synopsys, Rambus, and Micron have been leveraging our open-source repositories for training, benchmarking, and showcasing their technologies,” Gürkaynak said. This eliminates legal hurdles associated with proprietary systems.
Related News
- CHIPS Alliance to Collaborate with RISC-V to Standardize an Open Unified Memory Leveraging OmniXtend
- Resiltech and Andes Technology Announce Collaboration to Deliver Advanced STL Solutions for Andes Automotive-Grade RISC-V Processor IP
- SEALSQ RISC-V Semiconductors is Pioneering Sustainability Through Decentralized Processing
- RISC-V International Achieves Milestone with Ratification of 40 Specifications in Two Years
- RISC-V Processors Addressing Edge AI Devices to Reach 129 Million Shipments by 2030
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |