Arasan Announces immediate availability of its I3C Host / Device Dual Role Controller IP
Aug 29, 2024, San Jose, CA -- Arasan Chip Systems, a leading provider of semiconductor IP for mobile and automobile SoCs, today announced the immediate availability of its I3C Dual/Secondary Controller IP which now includes the I3C PHY IP.
Arasan expands its MIPI IP portfolio with the announcement of the immediate availability of its I3C Dual/Secondary Controller IP including I3C PHY compliant with MIPI I3C HCI Specification (v1.2).
The I3C PHY supports the Ternary and non Ternary modes and is available on foundry nodes from 28nm to 4nm.
The Arasan I3C Secondary Controller IP Core implements Active controller functionality as defined by the MIPI Alliance’s I3C Specification and Secondary Controller logic. The I3C bus is used for various sensors in the mobile/automotive system where the active controller transfers data and control between itself and various sensor devices. In some applications, the active controllers can hand-off the controller role to the secondary controller on the bus. The Dual role IP joins the I3C bus as a secondary controller (as a target) and will request/accept the controller role. The IP core provides a 32bit AHB bus as an application interface to configure and control the transfers. The controller manages the control signal to IO buffers during the active and standby mode.
The I3C Dual Role controller is available for immediate licensing.
About Arasan:
Arasan Chip Systems is a leading provider of IP for mobile storage and mobile connectivity interfaces, with over a billion chips shipped with our IP. Our high-quality, silicon-proven Total IP Solutions encompass digital IP, Analog Mixed Signal PHY IP, Verification IP, HDK, and Software. With a strong focus on mobile SoCs, we have been at the forefront of the “Mobile” evolution since the mid-90s, supporting various mobile devices, including smartphones, automobiles, drones, and IoT devices, with our standards-based IP.
|
Arasan Chip Systems Hot IP
Related News
- Arasan Chip Systems announces Immediate availability of MIPI I3C PHY I/O IP
- Arasan to demonstrate its I3C Host and Device IP and participate at the I3C Interoperability Session at the 2018 MIPI Devcon in Seoul
- Arasan Chip Systems Announces Immediate Availability of MIPI I3C HDK
- Embrace the future of sensor communication in your SoC with proven MIPI I3C SMaster, Master, and Slave Controller IP Cores. Licensing opportunities are available for immediate implementation
- Arasan announces the immediate availability of its 2nd Generation MIPI D-PHY for GlobalFoundries 22nm SoC Designs
Breaking News
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Latest intoPIX JPEG XS Codec Powers FOR-A's FA-1616 for Efficient IP Production at NAB 2025
- BrainChip Partners with RTX's Raytheon for AFRL Radar Contract
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |