English
DeepX Hints At Next-Gen AI Chips
By Sally Ward-Foxton, EETimes (August 30, 2024)
SANTA CLARA, Calif.—DeepX demonstrated its two first-generation chips, which are aimed at different markets, at the Embedded Vision Summit, and gave EE Times some hints on its next-generation chip for AI on-device and in autonomous robots.
Demos
The V1 (previously named L1) is an SoC with the DeepX 5-TOPS NPU alongside quad-RISC-V CPUs. It also features a 12-MP image signal processor (ISP). This is a small, sub-$10 SoC for edge devices, built on Samsung 28-nm process technology for power efficiency. DeepX’s V1 demo runs YOLO v7 at 30fps for real-time processing. Its power envelope is 1-2 W.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- SEALSQ RISC-V Chips Adoption is Predicted to Get AI Boost Making it a Viable Competitor to Traditional GPUs
- SiFive Rolls Out Powerful New RISC-V Portfolio to Address Unmet Performance and Feature Needs of Rapidly Evolving Next-Gen Digital Automobiles
- SiFive Announces New High-performance RISC-V Datacenter Processor for Demanding AI Workloads
- X-Silicon Introduces the World's First Vulkan Driver Implementation for RISC-V, Enabling an entire Ecosystem of 3D Graphics, AI and Compute for Low-Power, Mobile, Edge and IOT Devices
- Andes Technology Showcases Leadership in AI and Automotive Applications at RISC-V Summit Europe 2024
Breaking News
- Cryptomathic and PQShield form strategic alliance to offer PQC solutions for code signing and data protection in compliance with latest NIST and CNSA recommendations
- Alphawave Semi to Showcase Latest Advances in AI Connectivity IP at ECOC 2024
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
Most Popular
- RaaS, a collaborative initiative, adopted Menta's eFPGA technology for RaaS Edge Computing platform
- Cadence Tensilica HiFi 5 DSPs Used in NXP's Next-Gen Audio DSP Family
- SiFive Highlights Key Inflection Points Driving RISC-V Adoption for AI and Introduces Intelligence XM Series for AI Workload Acceleration
- Enosemi and GlobalFoundries announce the availability of silicon-validated electronic-photonic design IP available in the GF Fotonix platform
- Intel and AWS Expand Strategic Collaboration, Helping Advance U.S.-Based Chip Manufacturing