RAAAM Memory Technologies and NXP Semiconductors Announce Collaboration to Implement High Density On-Chip Memory
Petach Tikva, Israel -- September 23 , 2024 -- RAAAM Memory Technologies, a start-up company with a patented groundbreaking on-chip memory solution, announced today a collaboration with NXP Semiconductors that will help enable the creation of high density on-chip memory solutions.
“Fifty percent or more of SoC die areas can consist of embedded SRAM. However, in advanced process nodes, SRAM scaling limitations can challenge power and performance,” said Victor Wang, Vice President of Front End Innovation at NXP. “The potential benefits of RAAAM’s technology for area reduction can help increase the density in future NXP memory solutions.”
“This collaboration with NXP is a vote of confidence and a significant milestone for RAAAM,” said Robert Giterman, RAAAMTM Co-Founder and CEO. “We are confident that future NXP products using our technology will bring additional competitive edge to the market.”
About RAAAM Memory Technologies Ltd.
RAAAM has developed the most cost-effective on-chip memory technology in the semiconductor industry, providing up-to 50% area reduction and up-to 10X power reduction over high-density SRAM. RAAAM’s patented technology can be used by semiconductor companies as a drop-in replacement for SRAM in their SoCs and can be manufactured using standard CMOS processes. This solution enables larger on-chip memory capacity in a smaller silicon die size. Founded in 2021, the company is headquartered in Israel with a R&D center in Switzerland.
|
Related News
- RAAAM Memory Technologies Secures 5.25M€ from the European Innovation Council for its Groundbreaking On-Chip Memory Solution
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- MoSys Announces Quad-Density Memory Technology; 1T-SRAM-Q Technology Enables New Levels of On-Chip Memory
- Unleashing Edge AI Potential: Eta Compute's New Collaboration with NXP Semiconductors
- Mobile Semiconductor Introduces A New 55nm High Density Memory Compiler Especially Designed For IoT Devices
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |