90nm OTP Non Volatile Memory for Standard CMOS Logic Process
Preferred Networks Inc. adopts Siemens' PowerPro software for next-generation AI chip design
Plano, Texas, USA -- September 24, 2024 -- Siemens Digital Industries Software today announced that Japan-based Preferred Networks Inc. (PFN), a leader in deep learning and artificial intelligence technology, has selected Siemens’ PowerPro™ software to optimize the power efficiency of its next-generation AI processors.
Founded in 2014, PFN is known for cutting-edge research and development in areas like machine learning, robotics and autonomous systems. The company collaborates with innovators across a range of industries, including manufacturing, healthcare and transportation, to integrate AI solutions into their operations.
PFN used the software’s broad array of power-saving register transfer-level (RTL) features to develop a new generation of AI integrated circuits (ICs) that deliver exceptional performance and low power consumption. Siemens’ PowerPro software also enabled PFN to rapidly conduct accurate power estimation for both RTL and gate-level designs, allowing its design teams to quickly find and address power issues during RTL development – helping to dramatically enhance the power efficiency of its next generation AI semiconductor designs.
“Siemens’ PowerPro software enables us to design low-power and energy efficient AI chips that meet the stringent standards that our customers demand,” said Junichiro Makino, chief technology officer for Computer Architecture at PFN, and Professor-at-Large at Kobe University. “This advanced technology allows us to take our project to the next level, while helping our customers develop compelling and highly differentiated end-products based on our next-generation AI semiconductors.”
PowerPro’s automatic optimization is the only truly capable, production proven, automatic low-power RTL optimization solution available in the market today. Based on deep sequential analysis technology, it rapidly identifies the most effective clock and memory gating pathways for the design, which can dramatically boost overall power efficiency.
“Siemens is pleased that PFN has adopted our PowerPro software to enhance the power efficiency of their next-generation AI processor designs,” said Ankur Gupta, senior vice president and general manager, Digital Design Creation Platform, Siemens Digital Industries Software. “PowerPro improves the power efficiency of next-generation designs and we look forward to the innovation that PFN’s next generation AI processors will unleash.”
To learn more about Siemens’ PowerPro software visit: https://eda.sw.siemens.com/en-US/ic/powerpro/
Siemens Digital Industries Software helps organizations of all sizes digitally transform using software, hardware and services from the Siemens Xcelerator business platform. Siemens' software and the comprehensive digital twin enable companies to optimize their design, engineering and manufacturing processes to turn today's ideas into the sustainable products of the future. From chips to entire systems, from product to process, across all industries. Siemens Digital Industries Software – Accelerating transformation.
|
Related News
- SiliconAuto adopts Siemens' PAVE360 to accelerate pre-silicon ADAS SoC development
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- SK hynix adopts Siemens' Polarion to help gain Korea's first ASPICE certification
- Siemens joins Intel Foundry Services' EDA Alliance program
- Siemens receives three 2021 TSMC OIP Partner of the Year awards for next-generation design enablement
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |