Paul Williamson on Edge AI, Llama 3.2 on Arm
By Nitin Dahad, EETimes (September 27, 2024)
EE Times caught up with Paul Williamson, senior VP and general manager of the IoT business for Arm, for an exclusive virtual interview after his keynote talk at the Edge Impulse Imagine conference in Mountain View, Calif., this week.
During the interview, Williamson provided an overview of his talk at the Edge Impulse event. He then touched on examples of edge AI and why it is all about small language models (SLMs) trained for specific tasks at the edge. “The edge is increasingly about expert systems rather than large generic models,” Williamson said.
He helped answered the question, “How do we make edge AI real in real world applications?” and discussed the significance of the other announcement Arm made this week: the company’s collaboration with Meta to enable Llama 3.2 LLMs on Arm CPUs.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Arm Drives Next-Generation Performance for IoT with World's First Armv9 Edge AI Platform
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Arm Accelerates AI From Cloud to Edge With New PyTorch and ExecuTorch Integrations to Deliver Immediate Performance Improvements for Developers
- Arm Accelerates Edge AI with Latest Generation Ethos-U NPU and New IoT Reference Design Platform
- Edge Impulse Deploys its State-of-the-Art Edge AI Models to Arm Microcontrollers Tools
Breaking News
- Alphawave IP Response to announcement from Qualcomm
- Qualcomm considers buying Alphawave Semi
- Arteris Opens New Engineering Hub in Poland
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win