NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
October 7, 2024 -- Xylon has announced significant architectural improvements to its popular logiHSSL Slave HSSL Controller IP core, widely used in various field applications over the past several years. The new design results in a more compact, resource-efficient IP core, enhancing its overall performance and usability.
The updated logiHSSL IP Core introduces a "reduced IP configuration," supporting one HSSL target device and one streaming data channel. Based on Xylon's experience, this configuration meets the needs of the vast majority of logiHSSL IP users. Compared to the maximum configuration, which supports up to four HSSL target and initiation devices, the reduced version saves approximately 50% of valuable programmable logic resources.
Related |
Slave HSSL Controller ![]() |
Specifically designed for AMD FPGAs and adaptive SoCs, the logiHSSL IP Core enables seamless data exchange between Infineon’s AURIX™ TC2xx, TC3xx, TC4xx microcontrollers and AMD programmable devices via the Infineon High-Speed Serial Link (HSSL). This enables system developers to combine the safety and security of AURIX microcontrollers with the versatile functionality of AMD devices. Through the HSSL, linked devices can access and control each other’s internal and connected resources.
To accelerate development in automotive and industrial applications, Xylon offers the logiHSSL-ZU FPGA HSSL Starter Kit. This comprehensive kit includes a hardware platform built from the AMD Zynq™ UltraScale+™ SoC-based ZCU104 Evaluation Kit and the Infineon AURIX Evaluation Board, along with necessary cabling and a fully functional reference hardware design.
Both the logiHSSL IP Core and the Starter Kit are now available through Xylon. For more information, please contact Xylon or visit our website: https://www.logicbricks.com/Products/logiHSSL.aspx.
|
Xylon Hot IP
Related News
- Xylon Announces New logicBRICKS Vision AI Framework for AMD Adaptive SoCs
- Infineon further strengthens its number one position in automotive microcontrollers and boosts systems capabilities for software-defined vehicles with acquisition of Marvell's Automotive Ethernet business
- AMD Introduces World's Largest FPGA-Based Adaptive SoC for Emulation and Prototyping
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- Synopsys Expands Portfolio of Automotive VDKs with Support for Infineon's AURIX TC4xx 32-bit Microcontroller Family
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |