SensiML Expands Platform Support to Include the RISC-V Architecture
Increasing Flexibility with Open Hardware and AI Tools for IoT Edge AI Development
PORTLAND, Ore., Oct. 10, 2024 -- SensiML™ Corporation, a leader in AI software for IoT and a subsidiary of QuickLogic (NASDAQ: QUIK), today announced the integration of RISC-V® processor support* within its comprehensive AI development tool suite. This addition offers developers unmatched flexibility in building intelligent, resource-constrained edge devices with AI/ML sensor data processing.
The open-source nature of the RISC-V architecture aligns with SensiML's commitment to transparent, accessible, and customizable solutions for the IoT market. With RISC-V support, developers can now use SensiML's open-source Piccolo AI™ AutoML tool to create ultra-efficient machine learning models tailored to specific applications using fully open-source hardware and software.
Expanding Hardware Choices for IoT Innovators
RISC-V's open-source processor design and SensiML's open-source Piccolo AI toolchain empower developers to design and deploy edge AI solutions with complete control over their product architecture. This combination also unlocks RISC-V's unique advantages in cost, customization, and scalability. According to a recent market forecast from Omdia, RISC-V processors are poised for significant growth, ramping from just under 1% market share in 2020 to nearly 25% of global processors sold by 2030.
"By supporting RISC-V, we're giving our customers more choice and flexibility in implementing AI on IoT edge devices," said Chris Rogers, CEO of SensiML. "As the only fully open-source AutoML development tool for edge AI, Piccolo AI allows developers to harness the full potential of RISC-V and other architectures to build high-performance, resource-efficient solutions for their specific needs."
Open-Source Synergy for Edge AI Development
RISC-V's open architecture and collaborative hardware innovation align well with SensiML's vision for open collaboration in AI software tools for IoT edge devices. RISC-V provides a cost-effective foundation for processor cores, while SensiML's Piccolo AI offers a transparent AutoML workflow for developing machine learning models at the edge. Together, they create a powerful, end-to-end platform for unique and optimized IoT products.
With RISC-V support, SensiML takes another step toward democratizing AI for IoT developers. The RISC-V instruction set architecture (ISA) is freely available to anyone seeking to use, implement, or modify it, and supports customization for applications that demand highly optimized SoCs as often required in remote edge sensing devices. This addition offers unprecedented flexibility and transparency, allowing developers to build IoT products on their terms.
About SensiML
SensiML, a subsidiary of QuickLogic (NASDAQ: QUIK), offers cutting-edge software that enables ultra-low-power IoT endpoints to implement AI and transform raw sensor data into meaningful insights directly on the device. The company's flagship solution, the SensiML Analytics Toolkit, provides an end-to-end development platform spanning data collection, labeling, algorithm and firmware auto-generation, and testing. The SensiML Toolkit supports a growing list of hardware, including RISC-V, 8/16/32-bit MCUs, Arm® Cortex®-M class and higher microcontroller cores, Intel® x86 processors, and heterogeneous core AI/ML optimized SoCs. For more information, visit https://sensiml.com.
|
QuickLogic Corp. Hot IP
Related News
- Green Hills Software Expands INTEGRITY Support to Include RISC-V Architecture
- Faraday Unveils RISC-V ASIC Solution to Support Edge AI and IoT SoCs
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- New Automotive Grade Linux Platform Release Adds Cloud-Native Functionality, RISC-V Architecture and Flutter-Based Applications
- MIPS Expands RISC-V Ecosystem Support to to Enable Early Software Development for Multi-threaded Cores
Breaking News
- Tenstorrent Expands Deployment of Arteris' Network-on-Chip IP to Next-Generation of Chiplet-Based AI Solutions
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
- EnSilica plc - Audited Full Year Results for the Year Ended 31 May 2024
- Logic Design Solutions launches Gen4 NVMe host IP
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
Most Popular
- Arm's power play will backfire
- Siemens strengthens leadership in industrial software and AI with acquisition of Altair Engineering
- Sondrel announces CEO transition to lead next phase of growth
- M31 is partnering with Taiwan Cooperative Bank to launch an Employee Stock Ownership Trust to strengthen talent retention
- ULYSS1, Microcontroller (MCU) for Automotive market, designed by Cortus is available
E-mail This Article | Printer-Friendly Page |