M31 Launches USB4 IP for TSMC 5nm Process
Accelerates Innovation in High-Speed Data Transfer
Hsinchu, Taiwan, November 6, 2024 – M31 Technology Corporation, a leading global provider of silicon intellectual property (IP), today announced that its cutting-edge USB4 IP has achieved silicon validation on TSMC's 5nm (N5) process. The newly validated IP enhances data transfer capabilities for a new wave of mobile and portable devices.
The announcement coincides with M31’s participation in TSMC's 2024 Open Innovation Platform® (OIP) Ecosystem Forum in Taiwan. This milestone underscores the close collaboration between M31 and TSMC, reflecting M31’s commitment to advancing high-performance IP solutions by leveraging TSMC’s innovative platform to drive next-generation connectivity.
M31’s USB4 IP is built on the latest USB4 specification and represents a major leap in the evolution of USB architecture. It supports multi-protocol tunneling, enabling simultaneous transmission of multiple data types—such as USB, DisplayPort, and PCIe—over a single connection. The USB4 IP achieves 40 Gbps data transfer rates, significantly enhancing bandwidth associated with previous USB standards. The IP is fully compatible with USB 3.2, USB 2.0, and Thunderbolt 3, ensuring seamless integration with existing and future devices.
M31's USB4 IP is compliant with PIPE6.0 and UTMI+ interfaces, supporting multiple data rates including SuperSpeed (5 Gbps) and SuperSpeed+ (10 Gbps). The IP operates under 1.2 IO volts to optimize power efficiency, performance, and area (PPA). With a small area and being coupled with advanced process scaling, the IP is suitable for high-performance computing (HPC) and portable device applications
In conjunction with the announcement, Jerome Hung, M31’s Vice President of R&D said, “Our collaboration with TSMC was essential in overcoming the challenges of low-voltage design and achieving high-speed data transfer. The joint effort of the two companies ensures that our USB4 IP meets the highest performance and reliability standards for designs using TSMC’s advanced 5nm technology, while reducing design risks and accelerating time-to-market. We look forward to continuing this successful partnership that brings more innovative IP solutions to market.”
|
M31 Technology Corp. Hot IP
USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm, 6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm ...
PCIe 4.0 PHY in TSMC(6nm,7nm,12nm,16nm)
MIPI M-PHY v4.1/v3.1 IP in TSMC(5nm, 6nm, 7nm, 12nm,16nm, 22nm, 28nm, 40nm, and ...
MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
SerDes PHY IP(12nm, 14nm, 22nm, 28nm)
Related News
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- M31 demonstrates high-speed interface IP development achievements on TSMC's 7nm & 5nm process technologies
- Credo Launches 112G PAM4 SerDes IP for TSMC N3 Process Technology
- M31 Announces Low-Power IP Solutions for TSMC's N12e Process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |