MosChip selects Cadence tools for the design of HPC Processor "AUM" for C-DAC
Hyderabad, India -- December 11, 2024 — MosChip® Technologies selects Cadence 5nm EDA tools for the design of the High-Performance Computing (HPC) Processor “AUM” for C-DAC.
MosChip® Technologies is the first fabless semiconductor company publicly traded in India. It has over twenty-five years of experience designing products and SoCs with a vision to be a preferred partner for technology and excellence throughout the SoC development cycle. MosChip® also provides Turnkey ASIC solutions using advanced EDA tools and proven design flow. Supported by a focused team of domain experts, MosChip® delivers technologically advanced solutions for various applications spanning Computing, Automotive, Consumer Electronics, Telecommunications, Industrial Automation, Healthcare, etc.
As India’s demand for data processing and high-speed computing increases, the AUM processor represents a significant milestone in supporting next-generation applications across industries. MosChip® will utilize Cadence EDA tools for linting, verification, synthesis, PNR implementation, timing, and PNR signoff in the AUM processor project. Moreover, MosChip® has used the Cadence tool suite on multiple customer SoCs that progressed to volume production.
Cadence is a pivotal leader in developing computational and AI-driven software for the design, verification, and manufacturing of electronic semiconductors and systems. Cadence customers are the world’s most innovative companies, creating extraordinary products for multiple vertical markets including hyperscale computing, automotive, aerospace, 5G communications, industrial, consumer electronics, and life sciences.
“The AUM processor will contribute significantly to India’s high-performance computing infrastructure. With a proven history of successful tape-outs of several complex SOCs, MosChip® is using the Cadence EDA tool suite for AUM processor implementation and signoff,” said Sri Lakshmi Simhadri, Vice President, Head of Semicon BU at MosChip® Technologies.
“The Aum processor is a groundbreaking development and represents a significant milestone in India’s semiconductor journey. Cadence is proud to be selected as a technology partner for this crucial project, which will use Cadence’s advanced node technologies. We have a long-standing partnership with MosChip®, and we look forward to successfully collaborating on this project together,” said Jayashankar Narayanankutty, Sales Group Director, Cadence.
About MosChip® Technologies
MosChip® Technologies with 1250+ engineers located in Silicon Valley-USA, and India, provides engineering solutions encompassing end-to-end silicon design, verification, systems, software, along with IP services, Turnkey ASIC, and Product Engineering Services. MosChip® has developed and shipped millions of connectivity ICs and has an excellent track record of first-time-right silicon of 200+ SoC tape-outs. For more information, visit www.moschip.com.
|
Related News
- C-DAC partners with MosChip and Socionext for design of HPC Processor AUM based on Arm architecture
- Cadence and Rapidus Collaborate on Leading-Edge 2nm Semiconductor Solutions for AI and HPC Applications
- India's Chip Designers To Get Access To State-Of-The-Art Tools At Newly Launched ChipIN Centre At C-DAC Bengaluru
- MosChip Technologies Appoints Semiconductor Industry Veteran, DVR Murthy As "Vice President of Strategic Initiatives" to Implement and Execute Expanded Solution Offerings
- BrainChip & MosChip to Demonstrate Capabilities of Neural Processor IP & ASICs for Smart Edge Devices at IESA AI Summit
Breaking News
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- Breaking Ground in Post-Quantum Cryptography Real World Implementation Security Research
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
Most Popular
- Eighteen New Semiconductor Fabs to Start Construction in 2025, SEMI Reports
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Imagination pulls out of RISC-V CPUs
- Chip Interfaces Successfully Completes Interlaken IP Interoperability Test with Cadence 112G Long-Reach PHY
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
E-mail This Article | Printer-Friendly Page |