Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
RISC-V’s advantages—customizability, scalability, and cost-effectiveness—make it a strong competitor to Arm.
By Emily Newton, EETimes (December 24, 2024)
Could the fifth generation of reduced instruction set computing (RISC) dethrone the long-established advanced RISC machine (Arm) and x86 architectures? While the discussion about Arm versus RISC-V is hotly debated, the benefits of this open standard cannot be overlooked. How soon could it achieve market dominance?
RISC-V is poised to reshape the chip landscape
RISC-V is rapidly gaining momentum. If current trends continue, it may surpass long-standing proprietary architectures like x86 and Arm. Some trendsetters have already embraced the latest instruction set architecture (ISA).
For instance, Nvidia’s existing graphics processing units are managed by up to 40 custom RISC-V cores developed in-house, depending on complexity. The company began transitioning away from proprietary microcontrollers in 2015, just five years after the open-standard ISA was introduced. Industry giants such as Google, Qualcomm, and Samsung have made similar moves.
For decades, proprietary ISAs have arguably stifled R&D progress. One of RISC-V’s advantages is that it facilitates collaborative solutions and encourages cost-effective experimentation, which in turn fosters innovation. Organizations no longer have to be held back by proprietary chip designers’ slow-moving product roadmaps.
A change like this would have enormous implications for global chip fabrication capacity and supply. For instance, according to the European Strategy and Policy Analysis System, it could propel the EU’s share of global chip revenue, which dropped from about 20% in the 1990s to less than 10% in the 2020s.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Can Arm Survive RISC-V Challenge?
- RISC-V in Space Workshop 2025 in Gothenburg
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing
- RISC-V in Space Workshop 2025 in Gothenburg
- RISC-V in AI and HPC Part 2: Per Aspera Ad Astra?
Breaking News
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Village Island Enhances its AI100 with intoPIX's JPEG XS Technology for Advanced Real-Time Analysis
- QuickLogic Announces $1.4 Million Incremental Funding Modification for its Strategic Radiation Hardened Program
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Intel brings 3nm production to Europe in 2025
Most Popular
- Intel brings 3nm production to Europe in 2025
- Qualcomm initiates global anti-trust complaint about Arm
- VeriSilicon introduces AcuityPercept: an AI-powered automatic ISP tuning system
- RISC-V in Space Workshop 2025 in Gothenburg
- X-FAB, SMART Photonics and Epiphany Design demonstrate InP-on-Silicon design flow for next-generation optical transceivers at OFC