Codasip and RED Semiconductor Sign Memorandum of Understanding to Develop AI Acceleration Technologies
Munich, Germany, and Oxford, UK – 28th January, 2025 – Codasip GmbH and RED Semiconductor International Ltd have signed a Memorandum of Understanding (MoU) to collaborate on developing advanced AI acceleration technologies.
Under the MoU, RED will leverage the Codasip Studio processor design tools to integrate its VISC technology as an accelerator for Codasip RISC-V cores.
RED’s AI accelerators will also be demonstrated and sold with Codasip’s RISC-V processors.
Versatile Intrinsic Structured Computing (VISC) is an innovation in processor IP by RED Semiconductor. VISC transforms real-time data processing for AI, cryptography, and sensor-driven applications through unparalleled abstraction, parallelism, and acceleration. It delivers a new paradigm for performance and efficiency. VISC is expected to accelerate key algorithms up to 100x. Evaluation, including benchmarking, is now available for lead customers.
Codasip is a processor technology company enabling system-on-chip developers to differentiate their products for competitive advantage. Customers leverage the transformational potential of the open RISC-V ISA in a unique way through Codasip’s Custom Compute offering.
“RED will develop its VISC AI accelerators in CodAL, our C-based processor description language that allows easy customisation and tight integration with our CPUs,” said Jamie Broome, Chief Product Officer at Codasip. “By using Codasip Studio for their design, they will have access to both a hardware development kit including RTL and a UVM test bench, plus a software development kit including a complete LLVM tool chain.”
For more information:
- Codasip: www.codasip.com
- RED Semiconductor: www.redsemiconductor.com
|
Related News
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- GOWIN Semiconductor Announces their GoAI Solution for AI Acceleration at the Edge
- Moortec Semiconductor Sign Representative Agreement with Red Shift Sales in Silicon Valley, US
- MOSAID and Hynix Sign Memorandum of Understanding
Breaking News
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Latest intoPIX JPEG XS Codec Powers FOR-A's FA-1616 for Efficient IP Production at NAB 2025
- BrainChip Partners with RTX's Raytheon for AFRL Radar Contract
Most Popular
- Movellus and RTX's SEAKR Engineering Collaborate on Advancing Mission-Critical ASICs
- Intel brings 3nm production to Europe in 2025
- Silicon-Proven MIPI CSI-2 & DSI-2 Tx/Rx IP Cores for your Camera & Display SoCs
- Eliyan Sets New Standard for Chiplet Interconnect Performance with Latest PHY Delivering Data Rate of 64Gbps on 3nm Process Using Standard Packaging
- EnSilica Opens Second Brazilian Design Centre Following Multimillion Pound Design and Manufacturing Contract Win
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |