The Case for Hardware-Assisted Verification in Complex SoCs
By Karl Freund, Founder and Principle Analyst, Cambrian-AI Research
EETimes (March 14,2025)
Synopsys recently launched two new hardware-assisted verification (HAV) systems, intended to address the need for specialized hardware to manage the complexity of modern chip design. In this article, we look at the rationale for HAV and look into the two new systems.
The rationale for HAV hardware
In a recent interview, Frank Schirrmeister, executive director of strategic programs at Synopsys, provides some insights into large-scale chip and chiplet designs.
Designing AI accelerator chips is an exceptionally complex endeavor. Modern chips integrate billions of transistors and diverse processing units (CPUs, NPUs, GPUs, etc.), all working in parallel. Verifying such complexity with traditional simulation is daunting—it is not just for functional correctness but also for ensuring power efficiency and performance targets are met under real workloads.
New AI accelerators typically employ workload-specific optimizations (e.g. low-precision arithmetic, novel dataflows) that demand extensive architectural validation. The sheer scale of operations (often quadrillions of cycles for complete verification makes software simulation alone infeasible).
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Tharas Systems defines affordable Hardware-Assisted Acceleration for complex System-level verification
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
- Siemens extends Veloce hardware-assisted verification and validation with new Innexis shift-left software
- Siemens delivers next-generation, comprehensive hardware-assisted verification system
- Synopsys Unveils Verification Continuum to Enable Next Wave of Industry Innovation in Software Bring-Up for Complex SoCs
Breaking News
- NEXT Semiconductor Technologies Collaborates with BAE Systems to Develop Next Generation Space-Qualified Chips
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Premier ASIC and SoC Design Partner Rebrands as Aion Silicon
- Baya Systems, Imagination Technologies and Andes Technology to Present on Heterogeneous Compute Architectures at Andes RISC-V CON Silicon Valley
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
Most Popular
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
- BrainChip Extends RISC-V Reach with Andes Technology Integration
- Alphawave Semi Delivers Foundational AI Platform IP for Scale-Up and Scale-Out Networks
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership