English
Strategies for Addressing More Complex Custom Chip Design
By Abhishek Jadhav, EETimes (March 21, 2025)
Unprecedented growth and demand for edge computing and high-performance computing (HPC) is creating new opportunities and significant challenges for custom chips. We spoke to Sondrel CEO Oliver Jones to discuss some of the approaches to addressing these needs.
Custom chip design is a multifaceted process involving many considerations, from power efficiency and performance trade-offs to manufacturing and packaging complexities. One of the primary challenges in this domain is managing power, performance and area (PPA) trade-offs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related News
- Alphawave Semi Reveals Suite of Optoelectronics Silicon Products addressing Hyperscaler Datacenter and AI Interconnect Market
- The Case for Hardware-Assisted Verification in Complex SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Addressing AI While Keeping the MIPSiness In MIPS
- HCLTech and Arm Collaborate on Custom Silicon Chips Optimized for AI Workloads
Breaking News
- JEDEC® and Industry Leaders Collaborate to Release JESD270-4 HBM4 Standard: Advancing Bandwidth, Efficiency, and Capacity for AI and HPC
- BrainChip Gives the Edge to Search and Rescue Operations
- ASML targeted in latest round of US tariffs
- Andes Technology Celebrates 20 Years with New Logo and Headquarters Expansion
- Creonic Unveils Bold Rebrand to Drive Innovation in Communication Technologies
Most Popular
- Cadence to Acquire Arm Artisan Foundation IP Business
- AMD Achieves First TSMC N2 Product Silicon Milestone
- Why Do Hyperscalers Design Their Own CPUs?
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- New TSN-MACsec IP core for secure data transmission in 5G/6G communication networks