VeriSilicon Launches Ultra-Low Power OpenGL ES GPU with Hybrid 3D/2.5D Rendering for Wearables
GCNano3DVG GPU IP introduces content-aware rendering to maximize efficiency in wearable applications
Shanghai, China, April 16, 2025--VeriSilicon (688521.SH) today announced the launch of GCNano3DVG, a new ultra-low power graphics processing unit (GPU) IP designed specifically for wearable and other compact, battery-powered devices requiring dynamic graphics rendering. Featuring both 3D and 2.5D graphics rendering capabilities, GCNano3DVG delivers an optimal balance between visual performance and power efficiency, making it ideal for a wide range of applications including smartwatches, smart bracelets, and AI/AR glasses.
VeriSilicon’s GCNano3DVG IP combines optimized hardware pipelines with a lightweight and configurable software stack to deliver efficient, low-power graphics processing. It features separate rendering pipelines for 3D and 2.5D graphics, accelerating the rendering of complex scenes composed of 3D objects and vector graphics. These pipelines are fine-tuned for improved performance, power, and area (PPA). Additionally, the unified command engine and multiple CPU-GPU synchronization mechanisms further reduce system overhead, while DDR-less configurations utilizing Static Random-Access Memory (SRAM) or Pseudo-Static Random-Access Memory (PSRAM) offer a cost-effective and low-power solution for embedded graphics processing.
GCNano3DVG supports VeriSilicon’s GLLite and VGLite Application Programming Interfaces (APIs) for 3D and 2.5D/2D graphics rendering. The GLLite driver is highly configurable, providing full OpenGL ES 2.0 compliance with an optional runtime OpenGL Shading Language (GLSL) shader compiler, or operating in OpenGL ES 1.1 fixed-function pipeline mode for minimal memory usage. It also supports rendering of Khronos’ Graphics Library Transmission Format (glTF), enabling efficient handling of 3D assets for modern applications. The VGLite driver is compatible with popular vector graphics libraries such as LVGL and NanoVG. GLLite and VGLite APIs can be used flexibly and synchronously within a single application, providing versatile and high-performance graphics solutions across diverse embedded use cases.
“As wearable applications continue to expand, the demand for more immersive user interfaces featuring 3D-rendered content is growing, while ultra-low power consumption is still expected,” said Weijin Dai, Chief Strategy Officer, Executive Vice President, and General Manager of the IP Division at VeriSilicon. “To address these demands, we designed a hybrid GPU architecture built upon our ultra-low power Nano 3D and Nano 2.5D GPU technologies. This innovation enables efficient rendering of mixed 3D and 2.5D content with minimal power consumption.”
VeriSilicon’s GCNano3DVG GPU IP is now available for licensing. For more information or collaboration inquiries, please visit www.verisilicon.com/en/ContactUs.
About VeriSilicon
VeriSilicon Microelectronics (Shanghai) Co., Ltd. (VeriSilicon, 688521.SH) is committed to providing customers with platform-based, all-around, one-stop custom silicon services and semiconductor IP licensing services leveraging its in-house semiconductor IP.
VeriSilicon possesses six categories of in-house processing IPs, namely Graphics Processing Unit (GPU) IP, Neural Network Processing Unit (NPU) IP, Video Processing Unit (VPU) IP, Digital Signal Processing (DSP) IP, Image Signal Processing (ISP) IP, and Display Processing IP, as well as more than 1,600 analog and mixed-signal IPs and RF IPs.
Leveraging its own IPs, VeriSilicon has developed a wealth of software and hardware custom chip design platforms targeting Artificial Intelligence (AI) applications, covering always-on ultralight spatial computing devices such as smartwatches and AR/VR glasses, high-efficiency edge computing devices such as AI PCs, AI phones, smart cars, and robots, as well as high-performance cloud computing devices like data centers and servers.
In response to the trend of System-on-Chip (SoC) evolving towards System-in-Package (SiP) driven by the demand for large computing power, VeriSilicon put forward the concepts of "IP as a Chiplet”, "Chiplet as a Platform", and "Platform as an Ecosystem”. The company keeps advancing the R&D and industrialization of its Chiplet technologies and projects from the perspective of interface IP, Chiplet architecture, advanced packaging technology, and others for AI-Generated Content (AIGC) and autonomous driving solutions.
Under its unique “Silicon Platform as a Service” (SiPaaS) business model, VeriSilicon serves a broad range of market segments, including consumer electronics, automotive electronics, computer and peripheral, industry, data processing, Internet of Things (IoT), among others. Its main customers include fabless, IDM, system vendors (OEM/ODM), large internet companies, and cloud service providers.
Founded in 2001 and headquartered in Shanghai, China, VeriSilicon has 8 design and R&D centers, along with 11 sales and customer service offices worldwide. VeriSilicon currently has more than 2,000 employees.
|
Verisilicon, Inc. Hot IP
Related News
- Think Silicon Launches Industry's Smallest Ultra-Low Power 3D GPU
- Think Silicon Launches NEMA|PICO The World Smallest, Most Ultra-Low Power and Cost Efficient 2D GPU at CES 2016
- Actions Technology's smart watch SoC adopted VeriSilicon's 2.5D GPU IP
- Perceive Corporation Launches to Deliver Data Center-Class Accuracy and Performance at Ultra-Low Power for Consumer Devices
- Ambiq Micro's Ultra-Low Power Apollo Platform Selected by Fossil Group for its Hybrid Smartwatches
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |