EDA Startup Rises From Ashes of ATopTech
Dylan McGrath, EETimes
6/29/2018 00:01 AM EDT
SAN FRANCISCO — A startup, formed from the auctioned assets of ATopTech, showed up at the Design Automation Conference (DAC) here this week open for business and with two well-respected EDA veterans newly added to its leadership team.
Avatar Integrated Systems features substantially all of the technology of ATopTech, including the popular Aprisa and Apogee place-and-route tools used by a number of chip companies. The company also features most of the former employees of ATopTech — including ATopTech co-founder and chief architect Ping San Tzeng — as well as former Cadence Design Systems executives Chi-Ping Hsu and Charlie Huang.
ATopTech filed for bankruptcy last year and put its assets up for sale after losing a long-running legal battle with No. 1 EDA vendor Synopsys. ATopTech’s assets were quietly scooped up in bankruptcy court by Avatar’s Chairman, Jingyuan Han, a Hong Kong businessman and steel magnate who has been listed by Forbes magazine as the 136th richest person in China.
E-mail This Article | Printer-Friendly Page |
|
Related News
- Siemens EDA faces Chinese startup competitor
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- GBT is Developing an EDA Technology For Automatic Generation of Integrated Circuits Layout IPs
- Siemens acquires Avatar, expands EDA footprint with innovative Place and Route technology
- Avatar Integrated Systems Physical Implementation Tool Certified on TSMC 7nm FinFET Process
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024