Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Allegro DVT Introduces Industry's First HEVC SHVC Encoder IP, Pushes Video Quality to New Levels
GRENOBLE, France -- September 11, 2018 -- Allegro DVT, a leader in video compliance streams and video encoding and decoding semiconductor IP solutions, announced today the availability of its AL-E120 encoder IP which brings support for HEVC scalable extension (SHVC) and video quality improvement by up to 20% compared to previous Allegro DVT encoding products.
The new AL-E120 targets high-end video applications such as digital cameras, action cameras and video surveillance. It supports H.264/AVC, H.265/HEVC, VP9 video formats and JPEG still images at resolutions up to 8K.
It is the first video encoder IP to support HEVC Scalable High efficiency Video Coding (SHVC). SHVC is typically used in applications requiring encoding of multiple versions of a video at different quality levels. SHVC allows encoding simultaneously different versions of a video, organized in layers to further optimize bitrate saving over traditional simulcast encoding approaches.
Allegro DVT also improved the AL-E120 video quality by up to 20% by adding extra coding tools while keeping a competitive silicon area and optimized power consumption.
The AL-E120 has optional support for 4:2:2 color coding making it suitable for professional video applications such as video contribution, transcoding and broadcasting. Its unique sub-frame end-to-end latency hardware option enables smooth wireless display and VR/AR applications or life-critical applications such ADAS.
"Our new AL-E120 reaffirms Allegro DVT leadership in video encoding quality and performance. By bringing the industry's first HEVC-SHVC video encoder IP to the market, we enable our customers to unlock a whole new range of applications that require encoding videos with different quality levels while keeping bitrate requirements and the total cost of the solution under control." commented Nouar Hamze, CEO of Allegro DVT.
To find out more about Allegro DVT's semiconductor video IP solutions, visit us at IP-SOC China 2018 in Shanghai on September 13th and at ARM TechCon (booth #518) in San Jose Convention Center on October 17-18, 2018
About Allegro DVT
Allegro DVT is a leading provider of H.264/AVC, H.265/HEVC, AVS2, VP9 and AV1 solutions, including industry standard compliance test suites, H.264/AVC, H.265/HEVC and VP9 encoder, codec and decoder hardware (RTL) IPs. Allegro DVT products have been chosen by more than 100 major IC providers, OEMs and broadcasters.
For more information, visit Allegro DVT's website
|
Allegro DVT Hot IP
Related News
- Allegro DVT Introduces the Industry First Real-Time AV1 Video Encoder Hardware IP for 4K/UHD Video Encoding Applications
- Montage Technology Licenses Allegro DVT's Latest Multi-Format Video Encoder IP for Next Generation Set-Top Box Chips
- Anyka Microelectronics Selects Allegro DVT's Multi-format Video Encoder IP
- Movidius licenses Allegro DVT's multi-format video encoder IP for its next generation low-power machine vision systems-on-chip (SoCs)
- Allegro DVT Introduces New Lightweight Multi-Format Video Encoder IP
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |