Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Chronos Tech Deploys Fabric to Seamlessly Integrate Diverse IPs in Next-Gen System on Chips
SAN DIEGO -- September 25, 2018 -- The trend of adding features to a System on Chip (SoC) is growing exponentially. Market demand is causing significantly diverse Intellectual Properties (IPs) to interact with each other, but the integration of such IPs with traditional architectures is proving to be a major challenge. Chronos Tech has developed groundbreaking solutions for addressing complex IP integration and achieving aggressive Performance, Power and Area (PPA) optimizations.
With the proliferation of Artificial Intelligence (AI) and Machine Learning (ML), modern SoCs today are monolithic chips that have neuromorphic engines as stand-alone IPs to help speed up real time decisions and accelerate computer vision and/or speech recognition. Such IPs, which are asynchronous in nature, have been deployed in silicon as their synchronous counterparts (often utilizing GPU cores acting as neural networks) but the real advantage in terms of performance over power will be achieved with the integration of asynchronous neuromorphic engines, mimicking the biological behavior of the brain. “The vision for the future is even more intricate, where it will be imperative to be able to choose different IPs and fabrics and seamlessly integrate them to meet everchanging customer demands” says Stefano Giaconi, Chronos Tech’s Chief Technology Officer.
Chronos Tech’s patented Fabric is specifically designed for this purpose. It not only enables connection between synchronous IPs with reduced routing and optimized latency, but it can easily integrate any flow-control or credit-based protocols to any asynchronous channel, providing also a conversion of different channel styles if needed. It can also be used to connect two different asynchronous IPs with reduced routing, making it the ideal candidate for heterogeneous IP integration. “We are the only fabric today which overcomes these challenges without the cost of extra area and latency” claims Giacomo Rinaldi, Chronos Tech’s VP of Engineering.
Chronos Tech is currently working with leading semiconductor companies to evaluate the deployment of the Chronos Tech Fabric.
About Chronos Tech
San Diego-based Chronos Tech is a leader in IPs and architectural solutions that enable the development of next-generation complex SoCs. They leverage existing validated design flows with cutting-edge circuit innovations that can be optimized for routing, latency, and power. For more information, visit www.chronostech.com.
|
Related News
- Powering the future: Smallest all-digital circuit opens doors to 5 nm next-gen semiconductor
- Cambricon Licenses NetSpeed Fabric IP for Its Next-Gen Artificial Intelligence Products
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
Breaking News
- China's Intel, AMD Ban Helps Local Rivals, Analysts Say
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |