1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Achronix to Showcase Flexibility of Speedcore eFPGAs During TSMC OIP Ecosystem Forum
Speedcore eFPGA IP's ability to add programmable fabric to high-performance chip designs for 5G wireless, HPC, machine learning/computer vision featured
SANTA CLARA, Calif., Sept. 26, 2018 --
WHO: Achronix Semiconductor Corporation, a leader in FPGA-based hardware accelerator devices and eFPGA IP
WHAT: Will exhibit at TSMC Open Innovation Platform® Ecosystem Forum, demonstrating how Speedcore eFPGA IP's programmable fabric can be added to an SoC for programmable hardware acceleration. Examples will highlight various applications, such as 5G wireless, high-performance computing (HPC), machine learning and computer vision.
WHEN: Wednesday, October 3, from 10:15 a.m. until 6:30 p.m.
WHERE: Santa Clara Convention Center, Santa Clara
About Achronix Semiconductor Corporation
Achronix is a privately held, fabless semiconductor corporation based in Santa Clara, Calif. The company developed its FPGA technology which is the basis of the Speedster22i FPGAs and Speedcore eFPGA technology. All Achronix FPGA products are supported by its ACE design tools that include integrated support for Synopsys Synplify Pro.
The company has sales offices and representatives in the United States, Europe, and China, and has a research and design office in Bangalore, India.
|
Related News
- Moortec To Showcase Its PVT Monitoring IP At the TSMC China OIP Ecosystem Forum in Nanjing
- Rambus to Showcase Its High-Speed SerDes Portfolio at the TSMC 2016 Open Innovation Platform® Ecosystem Forum
- Synopsys Honored at TSMC 2023 OIP Ecosystem Forum with Multiple Partner of the Year Awards
- Synopsys Wins Six Partner of the Year Awards at TSMC 2022 OIP Ecosystem Forum
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |