Stage Tec introduces HSR for Professional Audio Broadcasting using SoC-e Technology
October 22, 2018 -- Stage Tec, Entwicklungsgesellschaft für professionelle Audiotechnik mbH has integrated SoC-e HSR/PRP Switch IP technology within its latest generation Distributed Remote Controller AVATUS for professional audio real-time broadcasting and massive events.
AVATUS takes benefit from the highest level of availability that HSR offers, zero-delay recovery time in case of network failure or disconnection. Additionally, the complexity and cost of the cabling infrastructure is reduced drastically thanks to the single ring and switch-free architecture required to support the redundancy with this protocol.
SoC-e solution for HSR implements cut-through switching approach and offers an optimized FPGA implementation for each use-case, contributing to the global excellence of Stage Tec products.
System-on-Chip engineering S.L. (SoC-e) is a worldwide leading supplier of time-aware Ethernet networking solutions. SoC-e is pioneer in developing a portfolio of IP cores and rugged platforms that implement these technologies for critical systems.
|
Related News
- SoC-e's Managed Ethernet Switch now supports up-to 32 ports
- SoC-e's MTSN Switch IP Core solution now supports 802.1AB (LLDP)
- SoC-e Announces New Release of Managed Ethernet Switch (MES) IP Core Supporting DLR for Ethernet/IP
- Altera Introduces FPGA-Based HSR/PRP Reference Design Targeting Smart Grid Automation Equipment
- CEVA Bluebud Platform Takes Center Stage for a Differentiated, Premium Wireless Audio Experience in TWS Earbuds, Gaming Headsets, Hearables, Wearables and More
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |