Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
Q&A with ST CEO: Who He Is, What He's Done
By Junko Yoshida, EETimes (November 13, 2018)
SHENZHEN, China — A little over five months ago, Jean-Marc Chery became the new CEO of STMicroelectronics. He succeeded Carlo Bozotti, whose latter part of a 13-year tenure at the Franco-Italian company was one of the most turbulent periods in the company’s history.
Although new to his position, Chery is one guy who doesn’t need a crib sheet to catch up on the Bozotti ST playbook. A little-known fact is that Chery has long been in lock step with Bozotti as his close confidant since ST initiated a drastic restructuring program in 2012.
It was a brutal time. ST and, by extension, Bozotti took a lot of heat. It followed ST-Ericsson’s spectacular failure in the smartphone apps processor business. In the public eye, ST had not only shed most of its past glory but had also lost its soul.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024