32-Bit RISC-V Embedded Processor and Subsystem, Maps ARM M-0 to M-4. Optimal PPA,
Toshiba Develops DNN Hardware IP for Image Recognition AI Processor Visconti 5 for Automotive Driver Assistance Systems
January 7, 2019 -- TOKYO -- Toshiba Electronic Devices & Storage Corporation (“Toshiba”) today announced the development of Deep Neural Network (DNN) hardware IP that will help to realize advanced driver assistance systems (ADAS) and autonomous driving functions. The company will integrate the DNN hardware IP with conventional image processing technology and start sample shipments of Visconti™5, the next generation of Toshiba’s image-recognition processor, in September 2019.
The DNN hardware IP draws on deep learning to deliver more accurate detection and identification of a wider range of objects than image recognition based on conventional pattern recognition and machine learning. It enables Visconti™5 to recognize road traffic signs and road situations at high speed with low power consumption.
Toshiba will promote Visconti™5 equipped with DNN hardware IP as a key component of next-generation advanced driver assistance systems.
Advanced driver assistance systems such as autonomous emergency braking are now being widely adopted, from luxury cars to subcompacts. They are also expected to offer increasingly advanced capabilities - for instance, the 2020 version of the influential European New Car Assessment Programme (Euro NCAP), the EU-backed safety standard, adds testing to avoid collisions at intersections. This trend will increase the demand for more advanced and capable systems.
Toshiba Electronic Devices & Storage Corporation will continue to develop the Visconti™ family and contribute to traffic safety.
Outline of Visconti™5
Product Series Name | TMPV770 series |
---|---|
CPU core | Arm® Cortex®-A53 |
Arm® Cortex®-R4 processor with Floating Point Unit | |
Image processing DSP | General DSP |
Image Processing Accelerator | Affine conversion |
Pyramid Image Generator | |
Enhanced CoHOG Feature-based Support Vector Machine | |
Dense Optical Flow | |
Template Matching | |
Dense Stereo Matching | |
Deep Neural Network | |
Image Signal Processor | |
Video input interface | MIPI CSI-2 RX |
Video output interface | MIPI CSI-2 TX |
|
Related News
- Arm introduces new automotive image signal processor to advance adoption of driver assistance and automation technologies
- OmniVision Announces World's First Dedicated Driver Monitoring System ASIC With Integrated AI Neural Processing Unit, Image Signal Processor and DDR3 Memory
- VeriSilicon VIP9000 and ZSP are Adopted by iCatch Next Generation AI-powered Automotive Image Processing SoC
- Toshiba Selects Cadence Tensilica Vision P6 DSP as Image Recognition Processor for its Next-Generation ADAS Chip
- Dream Chip Technologies tapes out a 10-TOPS SoC in 22nm with a novel AI Accelerator and an Automotive Functional Safety Processor
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |