CEO interview: Globalfoundries' Tom Caulfield on the European project
By Peter Clarke, eeNews Analog (August 02, 2021)
We sat down with Tom Caulfield, CEO of Globalfoundries, and discussed Europe's plans to build up its semiconductor supply chain, something in which GF is set to play a major part.
Globalfoundries is a leading pure-play foundry, headquartered in New York, but with a wafer fab in Dresden, Germany. That campus forms an anchor for the Silicon Saxony initiative and it could be a key part of Europe's plans to re-invigorate its semiconductor fortunes in pursuit of strategic independence.
We started by asking Caulfield about the proclaimed goal of doubling Europe's chip manufacturing capacity to 20 percent of global output by 2030 when its share is said to be down at 6 or 7 percent by some analysts. Others have pointed out that Europe's share of the more advanced chip manufacturing on 300mm-diameter wafers has been less than 1 percent of global output (see Europe's 300mm IC manufacturing falls below 1% of world output). With the continent's share on a downward trend surely 20 percent is an unrealistic goal.
|
Related News
- Following Significant Technology, Capacity and Expansion Milestones, GLOBALFOUNDRIES' Sanjay Jha to Pass Baton to Industry Veteran Tom Caulfield
- Globalfoundries CEO Caulfield Stands Up for the 70%
- Globalfoundries CEO says company is back on track
- Interview with Xiphera CEO - Adapting to Market Changes
- The role of RISC-V in the European Processor Initiative - Interview with Roger Espasa
Breaking News
- Weebit Nano Q3 FY25 Quarterly Activities Report
- Codasip launches complete exploration platform to accelerate CHERI adoption
- VSORA Raises $46 Million to Bring World's Most Powerful AI Inference Chip to Market
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
Most Popular
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- CFX 0.13μm eFuse OTP IP has been applied in the mass production of over 15,000 CMOS image sensors
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |