Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Industry Articles
Building predictability into your low-power design flow
(Tuesday, April 17, 2012)
Enabling High Performance SoCs Through Multi-Die Re-use
(Monday, April 16, 2012)
SoC low-power verification requires a full-chip solution
(Friday, April 13, 2012)
"Early and accurate" power analysis: myth or reality?
(Thursday, April 12, 2012)
Boost MCU security AND performance with hardware accelerated crypto
(Thursday, April 12, 2012)
Automatic C-to-VHDL testbench generation shortens FPGA development time
(Thursday, April 12, 2012)
Tips for testing processor cores
(Thursday, April 12, 2012)
Which USB is right for your application? (Part 3)
(Monday, April 9, 2012)
2D vs. 2.5D vs. 3D ICs 101
(Monday, April 9, 2012)
Considerations for writing UPF for a hierarchical flow
(Monday, April 9, 2012)
Inside the Xilinx Kintex-7 FPGA: A closer look at the first FPGA to use HKMG technology
(Friday, April 6, 2012)
Opinion: Challenges and techniques to meet power budget in complex systems
(Friday, April 6, 2012)
Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
(Thursday, April 5, 2012)
Optimizing performance, power, and area in SoC designs using MIPS multi-threaded processors
(Wednesday, April 4, 2012)
Efficient C code for ARM devices
(Monday, April 2, 2012)
Encoding H.264 without External DRAM : Power and Quality Comparison
(Monday, April 2, 2012)
2.5D ICs are more than a stepping stone to 3D ICs
(Wednesday, March 28, 2012)
An FPGA-based dual-image sensor design solution
(Wednesday, March 28, 2012)
Ensuring Successful Third Party Intellectual Property (IP) Integration
(Monday, March 26, 2012)
Unified C-programmable ASIP architecture for multi-standard Viterbi, Turbo and LDPC decoding
(Monday, March 26, 2012)
Adjusting and calibrating out offset and gain error in a precision DAC
(Monday, March 26, 2012)
Building a NAND flash controller with high-level synthesis
(Thursday, March 22, 2012)
Integrating audio codecs in next-generation SoCs for smartphones and tablets
(Wednesday, March 21, 2012)
Virtual Platforms and RPB for faster System Verification
(Monday, March 19, 2012)
FPGAs unleash potential of Flash memory for enterprise applications
(Monday, March 19, 2012)
Taking advantage of new low-power modes on advanced microcontrollers
(Thursday, March 15, 2012)
Seven steps to embedded designs made easier with PSoC Creator
(Thursday, March 15, 2012)
Resistive RAM for next-generation nonvolatile memory
(Tuesday, March 13, 2012)
Density Requirements at 28 nm
(Monday, March 12, 2012)
Bare metal embedded software development with & without an RTOS
(Monday, March 12, 2012)
Developing Silicon IP with Open Source Tools
(Monday, March 12, 2012)
Choosing the right synchronous SRAM for your application
(Tuesday, March 6, 2012)
On-chip ESD protection for High Voltage applications in TSMC BCD technology
(Monday, March 5, 2012)
Software generated BCH as a way to solve challenges of providing multiple configuration IP
(Monday, March 5, 2012)
System-in-package provides viable integration solution
(Thursday, March 1, 2012)
Wide I/O driving 3-D with through-silicon vias
(Thursday, March 1, 2012)
2.5-D will be a market of its own
(Thursday, March 1, 2012)
Entering the Third Epoch of EDA
(Monday, February 27, 2012)
Mixed-Signal IP Design Challenges in 28 nm and Beyond
(Monday, February 27, 2012)
FPGA-based Ethernet switches for real-time applications
(Monday, February 27, 2012)
How to build a self-checking testbench
(Monday, February 27, 2012)
The industry needs a renewed approach to verification IP
(Wednesday, February 22, 2012)
Top-level Custom Signal Planning and Routing
(Tuesday, February 21, 2012)
Application Hardware Modeling: Selective modeling for early prediction of subsystem performances through simulation
(Monday, February 20, 2012)
Viewpoint: An Evolution in Design for Test
(Friday, February 17, 2012)
Bridging software and hardware to accelerate SoC validation
(Thursday, February 16, 2012)
Power Intent Formats: Light at the End of the Tunnel?
(Tuesday, February 14, 2012)
Opinion: The yin and yang of designing big chips
(Monday, February 13, 2012)
Clock Domain Crossing Glitch Detection Using Formal Verification
(Monday, February 13, 2012)
SoCs: Unsung heroes of the smartphone revolution
(Monday, February 13, 2012)
|
Previous
|
36
|
37
|
38
|
...
|
Next
|
Previous
