Industry Articles
-
Managing IP quality in the SoC era requires a purpose-built DM approach
(Monday, September 19, 2011)
-
xLuna: a Real-Time, Dependable Kernel for Embedded Systems
(Thursday, September 15, 2011)
-
Rethink your project planning with a virtual platform
(Wednesday, September 14, 2011)
-
5 Wirebond Power Bus Watch Out!
(Monday, September 12, 2011)
-
Performance Measurements of Synchronization Mechanisms on 16PE NOC Based Multi-Core with Dedicated Synchronization and Data NOC
(Thursday, September 8, 2011)
-
FPGA-based Ethernet switches for real-time applications
(Thursday, September 8, 2011)
-
USB3.0 application building using low performance 8-bit microcontroller
(Tuesday, September 6, 2011)
-
Using Multi-Gigabit Transceivers to Test and Debug FPGA
(Tuesday, September 6, 2011)
-
Transitioning to multicore processing
(Thursday, September 1, 2011)
-
Many-Core: Finding the Best Multi-Processing Tile
(Tuesday, August 30, 2011)
-
Cryptography in software or hardware: It depends on the need
(Monday, August 29, 2011)
-
Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP
(Monday, August 29, 2011)
-
Transaction Analysis and Debug across Language Boundaries and between Abstraction Levels
(Thursday, August 25, 2011)
-
Hot Chips: the puzzle of many cores
(Thursday, August 25, 2011)
-
Ultra Low Jitter Wide Band LC PLL
(Monday, August 22, 2011)
-
Developing processor-compatible C-code for FPGA hardware acceleration
(Monday, August 22, 2011)
-
Cache-Coherence Verification
(Monday, August 22, 2011)
-
Distributed Video Coding (DVC): Challenges in Implementation and Practical Usage
(Monday, August 15, 2011)
-
Software forensics for embedded systems developers
(Monday, August 15, 2011)
-
How do I reset my FPGA?
(Thursday, August 11, 2011)
-
Get control of ARM system cache coherency with ACE verification
(Thursday, August 11, 2011)
-
The Importance of True Randomness in Cryptography
(Wednesday, August 10, 2011)
-
Minimize leakage power in embedded SoC designs with Multi-Vt cells
(Monday, August 8, 2011)
-
Latches and timing closure: a mixed bag
(Thursday, August 4, 2011)
-
Performance Evaluation of Inter-Processor Communication Mechanisms on the Multi-Core Processors using a Reconfigurable Device
(Thursday, August 4, 2011)
-
An Efficient ASIP Design Methodology
(Thursday, August 4, 2011)
-
Making your application code multicore ready
(Monday, August 1, 2011)
-
Interconnect Solutions for 40G/100G Systems
(Monday, August 1, 2011)
-
Designing with core-based high-density FPGAs
(Monday, August 1, 2011)
-
Design guidelines for embedded real time face detection application
(Monday, August 1, 2011)
-
Selecting clock skews at advanced nodes
(Thursday, July 28, 2011)
-
A UML Representation of a Passive Standby Power Management Architecture for Set-Top Boxes
(Monday, July 25, 2011)
-
Guide to VHDL for embedded software developers: Part 3 - ALU logic & FSMs
(Monday, July 25, 2011)
-
Guide to VHDL for embedded software developers: Part 2 - More essential commands
(Thursday, July 21, 2011)
-
A guide to VHDL for embedded software developers: Part 1 - Essential commands
(Thursday, July 21, 2011)
-
The next transistor: planar, fins, and SoI at 22nm
(Thursday, July 21, 2011)
-
Using drowsy cores to lower power in multicore SoCs
(Monday, July 18, 2011)
-
SPVR: An IP core for Real-Time Speaker Verification
(Monday, July 18, 2011)
-
How to accelerate genomic sequence alignment 4X using half an FPGA
(Monday, July 11, 2011)
-
Improving Verification Efficiency Using Application Specific Instruction Processors
(Sunday, July 10, 2011)
-
ARM Mali-T604 tips mobile graphics, computing, and IP trends
(Thursday, July 7, 2011)
-
Taking a multicore DSP approach to medical ultrasound beamforming
(Tuesday, July 5, 2011)
-
Formal Methods to Verify the Power Manager for an Embedded Multiprocessor Cluster
(Tuesday, July 5, 2011)
-
Managing power in embedded applications using dual operating systems
(Thursday, June 30, 2011)
-
IP Re-Engineering and Design Methodology
(Thursday, June 30, 2011)
-
Medical imaging process accelerated in FPGA 82X faster than software
(Thursday, June 30, 2011)
-
Securing Highly Sensitive Assets with AuthenTec's SafeZone Secure Platform
(Monday, June 27, 2011)
-
Down & dirty with HW/SW co-design: Part 3 - Cosynthesis of multiprocessors
(Thursday, June 23, 2011)
-
Viewpoint: EDA vendors must focus on making silicon profitable for their customers
(Wednesday, June 22, 2011)
-
Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP
(Monday, June 20, 2011)
Previous
