Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC 2025
IP-SoC 2024
IP-SoC 2023
IP-SoC 2022
Blogs
Minimize Design Risk and Achieve First-Pass Silicon Success on TSMC's N3E Process
(Thursday, July 20, 2023)
Making the most of the 60th DAC
(Wednesday, July 19, 2023)
Minimize Design Risk and Achieve First-Pass Silicon Success on TSMC's N3E Process
(Wednesday, July 19, 2023)
Revolutionizing Display Technology with VESA Display Stream Compression (DSC) Decoder IP
(Monday, July 17, 2023)
How Do Robots Navigate?
(Thursday, July 13, 2023)
Synopsys Protocol Verification Solution for DDR5 MRDIMM
(Thursday, July 13, 2023)
Arm Neoverse-powered servers demonstrate HPC leadership
(Thursday, July 13, 2023)
Quantum Safe IP: Hardware Level Security for the Quantum Computing Era
(Thursday, July 13, 2023)
Cadence Perspective: 224G SerDes Trend and Solution
(Tuesday, July 11, 2023)
Demystifying the Qualification Process for Automotive Certification: ISO 26262 Compliance for CSI IP Products and Reliability Testing
(Tuesday, July 11, 2023)
ASIL B Ready Certification for SiFive Automotive Solutions
(Monday, July 10, 2023)
Arasan Chip Systems Inc. Empowers Camera and Display Semiconductor Manufacturers with multiple -Supported Process and Integrated Subsystems, Delivering Cost and Time Savings
(Monday, July 10, 2023)
Exploring USB Applications and the Impact of USB IP
(Thursday, July 6, 2023)
Increasing design skills for custom compute
(Tuesday, July 4, 2023)
IoT and Ethernet: Enabling Seamless Connectivity and Smart Solutions
(Monday, July 3, 2023)
Smart Solutions for Standards-Compliant SoC and IP Development
(Monday, July 3, 2023)
Push-Button NoCs for SoCs
(Friday, June 30, 2023)
The Future of Chiplet Reliability
(Thursday, June 29, 2023)
Introduction of Precoding in PCIe 6.0
(Thursday, June 29, 2023)
Unleashing Innovation and Energy Efficiency at TSMC Events
(Thursday, June 29, 2023)
Faster Hyperscale Data Centers Start with 224G Ethernet PHY IP
(Thursday, June 29, 2023)
Custom processor design just became easier
(Thursday, June 29, 2023)
How Head Tracking Can Elevate Your Spatial Audio Experience
(Thursday, June 29, 2023)
Developing the Blueprint for Multi-Die Systems with Virtual Prototyping Tools
(Thursday, June 29, 2023)
Datapath Validation - Solving Verification Challenges in the Era of Artificial Intelligence and Mathematical Cores
(Tuesday, June 27, 2023)
Vision Transformers Change the AI Acceleration Rules
(Tuesday, June 27, 2023)
How Silicon Lifecycle Management Strengthens HPC and Data Center Reliability
(Thursday, June 22, 2023)
ReRAM Gets a Boost from Smart Algorithms
(Thursday, June 22, 2023)
Revolutionizing Automotive Communication: Exploring CAN XL Bus IP and Arasan's CAN IP Portfolio
(Thursday, June 22, 2023)
Designing Electrostatic Discharge (ESD) Protection for Monolithic SoCs and Multi-Die Systems
(Thursday, June 22, 2023)
PCIe 6.0 Takes the Spotlight
(Thursday, June 22, 2023)
FPGAs or ASICs - What Are Their Differences and Similarities and How to Use Them for Security?
(Wednesday, June 21, 2023)
Ethernet IP: Unlocking the Power of High-Speed Data Transfer
(Tuesday, June 20, 2023)
The need for a holistic approach to safety and security
(Tuesday, June 20, 2023)
Optimization of AI Performance of SoCs for AD/ADAS
(Monday, June 19, 2023)
How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
(Monday, June 19, 2023)
Developing a customized RISC-V core for MEMS sensors
(Friday, June 16, 2023)
How to Maximize PCIe 6.0's Advantages with End-to-End PCIe Design Solutions
(Friday, June 16, 2023)
Setting a Foundation for Security with ReRAM
(Thursday, June 15, 2023)
New Neural Processor Aids in Adding AI to Small, Low-Power Vision Processing Designs
(Thursday, June 15, 2023)
How the CXL Standard Improves Latency in High-Performance Computing
(Thursday, June 15, 2023)
How Standards Are Unleashing the Power of DPUs for Cloud Computing
(Wednesday, June 14, 2023)
Synopsys and AMD Collaboration Achieves Significant Milestones for EDA Workloads
(Wednesday, June 14, 2023)
Security for IoT Is a Requirement, Not a Choice
(Tuesday, June 13, 2023)
"Stay Persistent", Semiconductor Startup Founder Says
(Tuesday, June 13, 2023)
EDA Must Think Beyond ICs in Automotive Electronics Market, Panel Says
(Tuesday, June 13, 2023)
When tapas meet tech: Barcelona's RISC-V Summit feeds our appetite for innovation
(Tuesday, June 13, 2023)
Ethernet IP a game-changer for SOC (System-on-Chip) designers
(Monday, June 12, 2023)
Early, Accurate, and Faster Exploration and Debug of Worst-Case Design Failures with ML-Based Spectre FMC Analysis
(Friday, June 9, 2023)
Customer Spotlight: Viettel Accelerates Design of Its First 5G SoC with Synopsys ASIP Designer
(Friday, June 9, 2023)
|
Previous
|
17
|
18
|
19
|
...
|
Next
|
Previous
