Company
design-reuse.com
D&R China
Blogs
Industry Articles
D&R Events
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Videos
Subscribe to D&R SoC News Alert
English
Mandarin
Login
Catalog of SIP Cores
System on Chip design resources
Catalog of SIP Cores
System on Chip design resources
Menu
Home
Search IP Core
News
Blogs
Articles
D&R Events
Videos
Subscribe to D&R SoC News Alert
Login
News
Center
Foundation IP
Analog IP
Interface IP
Interconnect IP
Memory Controller & PHY
Peripheral Controller
Wireless IP
Wireline IP
Processor IP
RISC-V
AI Core
Automotive IP
Security IP
IoT
Media IP
Avionics / Space IP
Verification IP
Verification Platform
Design Platform
Asic & IP Design Center
IP-SoC Days
IP-SoC Days 2026
IP-SoC Days 2025
IP-SoC Days 2024
IP-SoC Days 2023
IP-SoC Days 2022
IP-SoC Days 2021
IP-SoC Days 2020
IP-SoC Days 2019
Blogs
The security imperative for software-defined vehicles
(Thursday, July 30, 2026)
Why analog anti-tamper security IP is crucial in the PQC era
(Wednesday, July 29, 2026)
Why 28nm is the New Strategic Node?
(Monday, July 27, 2026)
How JPEG XS powered all 104 FIFA® World Cup matches
(Monday, July 27, 2026)
ETSI Raises the Bar for Secure Boot Under the Cyber Resilience Act
(Monday, July 27, 2026)
Why AI's Next Growth Phase Is Redefining Data Center Infrastructure
(Monday, July 27, 2026)
Embedded Security explained: Secure boot for embedded systems
(Thursday, July 23, 2026)
Building Privacy-First AI on Android with Local LLM Inference
(Thursday, July 23, 2026)
What are DDR5 DIMM Chipsets? The Complete Guide to RCDs, PMICs, SPD Hubs and More
(Thursday, July 23, 2026)
Australia issues guidance on evaluating third-party quantum readiness
(Thursday, July 23, 2026)
Understanding security certification and how analog IP can help
(Wednesday, July 22, 2026)
AI Infrastructure Starts Beyond the Chip
(Monday, July 20, 2026)
High-Speed Heterogeneous Integration with Multiphysics Analysis for TSMC SoW-X
(Thursday, July 16, 2026)
Embedded SoC Design Mistakes Startups Must Avoid
(Thursday, July 16, 2026)
From complexity to simplicity: Scaling and future-proofing chiplets with AMBA®︎ CHI C2C property negotiation
(Thursday, July 16, 2026)
Running multiple AI agents on one repo? You’ve probably hit the merge wall.
(Monday, July 13, 2026)
Multi-Protocol Communication Systems Deliver a Richer User Experience
(Thursday, July 9, 2026)
Asset Lifecycle Management at the Edge
(Thursday, July 9, 2026)
SemiWiki Executive Interview with Chris Morrison, VP Product Marketing at Agile Analog
(Wednesday, July 8, 2026)
Microsoft accelerates quantum-safe timeline for adoption by 2029
(Monday, July 6, 2026)
Why crypto-agility requires real governance
(Monday, July 6, 2026)
The Three Phases of AI Adoption
(Thursday, July 2, 2026)
Advancing UCIe Performance: Enabling 40G for Next-Generation Multi-Die Designs
(Thursday, July 2, 2026)
Why DACs are so crucial in modern chip design
(Tuesday, June 30, 2026)
India as the Emerging Global Semiconductor GCC Hub
(Monday, June 29, 2026)
TEVIOS Becomes Official Distributor of intoPIX AV Solutions
(Monday, June 29, 2026)
The quantum countdown: what the new White House EO 14409 means for PQC
(Monday, June 29, 2026)
What the Cyber Resilience Act means for the future of chip design
(Monday, June 29, 2026)
Advancing Flash Memory Performance for the Edge AI Era
(Monday, June 29, 2026)
DDR Verification Challenges in Modern Chip Design
(Monday, June 29, 2026)
When does it make sense to move from a monolithic ASIC to a chiplet-based design?
(Monday, June 29, 2026)
Beyond Moore’s Law: Heterogeneous Computing and AI SoCs
(Monday, June 29, 2026)
The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era
(Thursday, June 25, 2026)
Building the Digital Cockpit: From Hardware to AI
(Thursday, June 25, 2026)
Addressing DV Professionals’ Need to Reduce Verification Errors in Complex Designs
(Wednesday, June 24, 2026)
International Women in Engineering Day and the importance of mentors
(Tuesday, June 23, 2026)
New PQCC solution analysis guide provides a framework for transition
(Monday, June 22, 2026)
Cyber Defense Magazine: Securing The Unseen Why Data in Motion is the Next Cybersecurity Frontier
(Monday, June 22, 2026)
India’s 2029 Vision for National Quantum Resiliency
(Monday, June 22, 2026)
How AI and Edge Computing Are Accelerating RISC-V Adoption
(Monday, June 22, 2026)
Why Physical AI Needs a New Generation of Embedded Memory
(Monday, June 22, 2026)
How to Close Timing at 7nm: 5 Lessons Every Physical Design Team Should Know Why Timing Closure at 7nm Is Different
(Monday, June 22, 2026)
Global Semiconductor Industry: The Engine Powering the AI Era
(Friday, June 19, 2026)
UCIe Full Signal Integrity Analysis Flow
(Thursday, June 18, 2026)
Cadence Accelerates Digital Twin–Driven Data Center AI Modernization with HPE
(Wednesday, June 17, 2026)
Process Design Kits: How Synopsys and Intel Foundry Are Accelerating Customer Success
(Monday, June 15, 2026)
ENISA publishes draft of Agreed Cryptographic Mechanisms version 3
(Thursday, June 11, 2026)
AES in embedded systems: Understanding the most important AES modes
(Thursday, June 11, 2026)
Mitigating the Single-Source Trap
(Thursday, June 11, 2026)
Challenges in CSR Design and Verification Signoff
(Thursday, June 11, 2026)
1
|
2
|
3
|
...
|
Next
|